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SYNOPSIS 
The thesis describes a novel 4-quadrant DC-DC converter, 
supplied by a 28V DC voltage source, with an output voltage 
which may be continuously varied between +180V and -180V DC. 
A prototype 1.2kW DC-DC converter was designed and built, 
with emphasis given to the optimization of both the con-
verter size and efficiency. This was achieved by means of a 
computer-based simulation study, which determined the 
optimal switching frequency and the size of the inductors 
and capacitors while maintaining a high unit efficiency. 
Mos-Gated Bimos switches, which feature the advantages of 
both mosfets and bipolar transistors, were developed to 
achieve high switching speed during high power operation. 
A digital-controlled DC servo system based on a 16-bit 
Intel 8086 microprocessor was designed, to provide both 
motor speed and position control. Speed and position detec-
tion circuits and the structure and the interfacing arrange-
ment of the microprocessor system were designed and 
constructed. Several control algorithms were developed, 
including PID Control Algorithm and Current-Limit Control 
Algorithm. Based on open loop transfer function of the sys-
tem, derived through mathematical modelling using the State-
Space Averaging Method, the constants for the control 
algorithms were obtained to meet the dynamic performance 
specified for the system. 
Computer simulation was carried out to assist with the 
design of the converter and the control system. 
It is expected that drives into which the novel converter 
is incorporated will find many applications in situations 
where accurate positional control is required, particularly 
in battery-operated DC-servo system, such as satellite sys-
tem, robots and some military vehicles. 
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LIST OF PRINCIPAL SYMBOLS 
B Flux density 
c Capacitance 
a Variation in duty cycle 
d Dynamic duty cycle 
d' = 1-d 
D Swiching duty-cycle at steady state. 
D' = 1-D 
Ea Armature applied voltage 
Eb Armature generated back emf 
E, Motor field applied voltage 
f Switching frequency 
g Air gap of the inductor 
h Integration step size 
I,, lu, I L2 Inductor current 
la Armature current 
I, Field current · 
ii 
I. output current 
lm Inductor peak current 
J System moment of inertia 
Ka Torque constant of motor 
Kd Derivative controller constant 
K,, F Viscous friction coefficient of the motor 
K, Integral controller constant 
KP Proportional controller constant 
L Inductance 
La Armature self inductance 
M a Acceleration torque 
M. Electromagnetic torque 
ML Load torque 
n Number of sampling interval 
P con The conduction loss of transistors 
P swn The switch-on loss of transistors 
p SW/ The switch-o£f loss of transistors 
P lolal The total switching loss 
iii 
RI Parasitic resistance 
Ra Armature circuit resistance 
s Laplace transform 
S 1 -S4 The converter switches 
T Converter Switching period 
t I ON time interval of the switch 
t2 OFF time interval of the switch 
t Time 
tswn The switch-on time of transistors 
lswf The switch-off time of transistors 
v .. v~~, V'' Voltage across capacitor 
VL Voltage across inductor 
v. Output voltage 
V, Voltage source 
x. nth sample of X 
Y. nth sample of Y 
er Required motor position 
e. Motor position at nth sampling instant 
iv 
w Angular speed of the motor 
Cut-off frequency 
Motor speed at nth sampling instant 
Required motor speed 
Armature flux 
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CHAPTER 1 INTRODUCTION 
In the 1960s, the demands of the space program led to the 
development of highly reliable, efficient and lightweight 
electrical power systems for spacecraft. As a consequence 
of the limited availability of energy, engineers found inno-
vative solutions for the necessary power processing and man-
agement, in which bulky dissipative methods were replaced by 
more efficient and space-saving techniques. A number of new 
power electronics techniques evolved, using switched-mode 
power processing in conjunction with modern power semicon-
ductors. 
DC-to-DC converters offer high efficiency and performance 
for small size and weight. They provide a natural interface 
with direct energy sources, such as solar cells and ther-
mo-electric generators. An essential feature of efficient 
power processing is the use of semiconductors in a switching 
mode to achieve low losses, while controlling the transfer 
of energy from source to load through the use of 
pulse-width-modulation or resonant techniques. Inductive 
and capacitive energy storage elements are used to smooth 
the flow of energy, while again keeping losses to a low 
level. As the switching frequency increases, the size of 
both the magnetic and capacitive elements decrease almost in 
direct proportion. Due to their superior performance, high 
efficiency, small size and weight and relatively low cost, 
switched-mode DC-to-DC converters are displacing conven-
tional linear power converters even at very low power 
levels. 
Considerable literature on switched-mode converters has 
appeared in the past decade and, particularly in the area of 
power supplies and battery-operated equipment, industrial 
applications have been expanding rapidly. Unfortunately, 
most circuit designs are confined to low voltage and power 
levels and to single-quadrant operation. The H-bridge 
chopper is the only converter suitable for the 4-quadrant 
control of high-power variable-speed DC drives, and it pro-
vides only step-down conversion. 
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This thesis investigates a novel high-power buck/boost 
4-quadrant DC-to-DC converter, which exhibits the advantages 
of existing modern switched-mode DC-to-DC converters and is 
capable of both step-up and step-down conversion. A 1.2kW 
prototype converter supplied from a 28V battery and with an 
output voltage continuously variable between -lBOV and +lBOV 
is designed and constructed. The new converter is ideal for 
battery-operated servo drive systems, such as satellite 
power supplies, aerospace, robots and military vehicles, 
where a low-voltage battery supply is provided and a high DC 
voltage may be required to drive a DC servo motor. 
To reduce physically the size of the converter a high 
switching frequency is required, and the recent development 
of the power mosfet makes high-power switching rates poss-
ible. The combination of a power mosfet and a power bipolar 
transistor, known as a bimos switch, offers particularly 
attractive properties. The power handling capability of the 
transistor is higher than that of the mosfet, while the 
switching rate of the mosfet is higher than that of the 
transistor. The bimos switch can thus work with the power 
rating of a bipolar transistor, while switching at the fre-
quency of a mosfet. 
Microprocessors have played an important part in many mod-
ern developments in variable-speed drives. They can be uti-
lised to trigger power-switching devices according to an 
established switching strategy, and to perform complicated 
control tasks by executing digital algorithms stored in 
their memory. As a result of this, sophisticated control 
techniques are now feasible. 
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Analogue control systems are well established, and many of 
their techniques have been utilised in digital control 
schemes. In general, a variable-speed motor control scheme 
will contain both outer speed feedback loop and inner cur-
rent feedback loops. In some cases a position feedback loop 
is also included. Information on the motor speed and 
position may be obtained from a digital tachometer and 
applied directly to a digital controller. However, informa-
tion on the motor armature current requires an analogue-to-
digital converter in the current loop, which inevitably 
increases the hardware complexity. 
The microprocessor-based DC drive described in this thesis 
used the novel DC-to-DC converter to provide armature-vol-
tage control of a separately-excited DC motor. Although the 
drive is expected to find a wide range of industrial 
applications, attention is focused on applications where the 
accurate control of position is a prime requirement. Both 
motor speed and position control are achieved entirely by 
digital techniques, and the scheme described eliminates the 
need for the analoque-to-digital converter necessary in an 
inner current-feedback loop. Both theoretical and practical 
closed-loop operations are investigated and different con-
trol strategies are used. 
The equivalent circuit of a separately-excited DC motor is 
presented in chapter 2 of the thesis, with the corresponding 
motor performance equations being derived. The chapter also 
contains an overview of the operating principles of various 
types of solid-state power converter and considers their 
application to DC motor control. 
Chapter 3 introduces three basic converters and describes 
their operation. The novel 4-quadrant converter is then 
fully investigated and analysed. The analysis and mathemat-
ical modelling of DC-to-DC converters, which leads to a 
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transfer function for the 4-quadrant converter, is presented 
in chapter 4. Since the converter is essentially a non-
linear circuit, the powerful state-space averaging method 
was used in the modelling process. 
Chapter 5 presents computer simulations for both a boost 
converter and the novel 4-quadrant DC-to-DC converter. The 
variation of current and voltage gain for the two converters 
with different switching duty cycles is illustrated. A 
2-loop(speed and current) DC servo system fed by the novel 
converter was simulated and the results obtained from the 
simulations were used as a guide in designing both the power 
circuit and the control structure for the actual drive. 
The design of the power circuit is presented in chapter 6. 
An optimal switching frequency which minimises the size of 
the circuit inductors and capacitors, while maintaining a 
high unit efficiency, was determined by computer simulation 
and, on this basis, a 40kHz 1.2kW 28V battery supplied con-
verter was constructed. Several circuit protection measures 
are also discussed in this chapter. 
Chapter 7 examines the drive requirements for mosfets. To 
meet the requirements of a large duty cycle, several methods 
of isolation between the power and control circuits were 
investigated, with an optocoupler finally being chosen on 
the basis of its reliable and superior performance. 
Digital control structures, which include speed, position 
and current control, are presented in chapter 8. An optim-
ized digital PID controller was developed using the Engin-
eering Design Method and implemented using an 8086 
microprocessor. Circuits for measuring the motor speed and 
position and the interface arrangements between the 
,-
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speed/position demand and the controller are discussed. The 
control software written in 8086 Assembly language is also 
explained in this chapter. 
Chapter 9 presents practical results from a prototype con-
verter which are compared with the theoretically predicted 
results obtained in the previous chapters. 
A paper entitled "4-Quadrant DC/DC Chopper", which was 
published in the IEEE PESC Record, 1989, is included as 
Appendix IV. 
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CHAPTER 2 DC DRIVES 
DC motors are widely used in industrial applications, due 
to the ease by which their speed may be adjusted and their 
superior speed-torque characteristics. Speed variation may 
be achieved by several methods, which are outlined below. 
2.1 DC MOTOR SPEED CONTROL 
The equivalent circuit of a separately-excited motor is 
shown in Fig 2.1, in which there are six terminal variables: 
the field voltage and current (£ 1 and I 1), the armature 
voltage and current (Ea and I a) 1 and the mechanical angular 
velocity and shaft torque (wm and M L). 
The equations relating these variables are 
for the field circuit 
(2.1) 
for the armature circuit 
(2.2) 
and for the mechanical system 
dwm 
ML =MINT- J ~- Mwss (2.3) 
where the electromagnetically produced torque is given by 
MINT=Katpfa 
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If any of the quantities J 1 ,Ia or uum remains constant, the 
term in equations (2.1) to (2.3) which contains its time 
derivative is zero. With constant flux, the generated arma-
ture voltage E. is directly proportional to the angular vel-
ocity vu mt or 
During steady-state operation, the armature current is 
constant and, from equation (2.2), the steady-state speed of 
the motor is 
U) = 
m (2.4) 
This relationships shows· that the steady-state speed may 
be varied by adjustment of either 
a) Flux (using field current control) 
b) Armature circuit resistance, or 
c) Armature terminal voltage. 
2.1.1 FIELD CURRENT CONTROL 
With field current control the highest speed obtainable is 
restricted by armature reaction effects, which eventually 
cause either the speed to become unstable or the commutation 
to become poor. This type of control is referred to as a 
constant power drive, since the maximum output power avail-
able remains constant over the entire speed range, whereas 
the torque varies directly with the motor flux. 
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2.1.2 ARMATURE RESISTANCE CONTROL 
Armature-resistance control is achieved by the insertion 
of external series resistance. However, for a fixed value 
of resistance the speed varies widely with load and, in 
addition, the power loss in the resistor is large especially 
when the speed is low. Armature-resistance control provides 
a constant torque drive, because both the flux and the maxi-
mum armature current remain constant as the speed changes. 
2.1.3 ARMATURE VOLTAGE CONTROL 
Armature-voltage control utilises the fact that a change 
in armature voltage is accompanied by an almost proportion-
ate change in both the generated emf and the motor speed. 
Traditionally, a motor/generator set has been used to 
provide a controlled armature voltage but, with the develop-
ment of high-power solid-state devices, the range of possi-
bilities for the precise control of this voltage has 
increased considerably. 
Control by reduction of the armature voltage provides 
speeds below the rated or base value, while for speeds above 
the base value field control must be adopted. The direction 
of rotation of the motor depends on the polarity of the main 
magnetic field and the direction of the armature current, so 
that a reversal of rotation is achieved by a reversal of 
either, but not both, of these quantities. 
2.2 ELECTRICAL BRAKING 
Electrical braking using either dynamic or regenerative 
techniques is often a feature of a motor drive, to enable 
the kinetic energy of the rotating system to be converted to 
electrical energy. With dynamic braking the electrical 
energy is dissipated in a resistor stack, whereas with 
regenerative braking it is returned to the supply, thereby 
improving the drive efficiency. 
2.2.1 REGENERATIVE BRAKING 
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Regenerative braking is conceptually simple and, in the 
case of the separately-excited motor, it may be achieved 
with no circuit changes. An increase in speed due to load 
rejection may cause the back emf to exceed the line voltage, 
resulting in a reversal of the armature current and power 
thereby being returned to the supply. Furthermore, if for 
any other reason the supply voltage falls and becomes less 
than the armature emf, regeneration will again take place. 
Braking by this means is however only available over a 
limited speed range, and to bring the drive to rest requires 
either plugging or the use of a mechanical brake. At high 
speed the braking effect produced by regeneration is far 
less than that provided by dynamic braking, but it is widely 
used because of its efficiency and simplicity, especially in 
transit vehicles and battery-operated electric cars. 
2.3 SOLID-STATE DRIVES 
Historically, variable armature-voltage control was 
achieved using a Ward-Leonard arrangement, but modern power 
electronic techniques, such as those indicated in Fig 2.2, 
have many advantages over such a scheme, since: 
a) The field and armature time constants inherent in the 
Ward-Leonard set are eliminated 
b) The control circuit is simple and reliable 
c) Minimal maintenance is required 
d) The efficiency is high 
e) The small size and weight together result in reduced 
space requirements and lower cost. 
There are however a number of attendant disadvantages, 
since: 
a) The ripple content of the drives outputs is relatively 
high 
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b) No power factor improvement is achievable (if the supply 
is AC) 
c) The overload capability is comparatively small 
d) The AC supply voltage may be distorted and RF 
interference produced. 
The considerable extent to which solid-state converters 
are now used indicates that these disadvantages are not gen-
erally too serious or else that they can readily be over-
come. The three basic methods which are available for the 
provision of a variable DC voltage from a constant AC or DC 
supply are phase control, integral cycle control, and 
chopper control. The first two of these achieve conversion 
by AC-to-DC rectification, whereas the third involves 
DC-to-DC conversion. 
2. 3. 1 AC TO DC CONVERTERS 
In both phase and integral cycle control schemes the AC 
supply voltage turns off the _!l_em~conductor switches in the 
converter. No commutation circuits are necessary and the 
schemes are simple and inexpensive. Phase control is widely 
used, since it can control the output voltage smoothly over 
a wide range, but it has the disadvantage that the supply 
power factor decreases at low output voltages. Integral 
cycle control is satisfactory if the supply frequency is 
high, otherwise the motor speed may oscillate about a mean 
value. 
2.3.1.1 PHASE CONTROL 
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A phase controller connects the motor to the supply for 
only a portion of each half-cycle of the AC supply, to pro-
vide the armature voltage waveform shown in Fig 2.2(a). 
Commutation occurs naturally, since the incoming thyristor 
reverse-biases the outgoing thyristor and thereby turns it 
off. No additional commutation circuitry is required. 
Phase-controlled converters may be broadly classified into 
single-phase or 3-phase types. Semiconverters are one-quad-
rant devices, in that only one polarity of voltage and cur-
rent is possible at the DC terminals. Full converters are 
2-quadrant devices, in that although the voltage polarity 
can reverse the current is always unidirectional. Dual or 
inverse-parallel converters can operate in all four quad-
rants. 
In many single-phase converters the motor armature current 
may become discontinuous, causing a deterioration of the 
drive performance. In 3-phase converters the motor current 
is usually continuous, and the higher ripple frequency at 
the motor terminal results in less onerous filtering 
requirements. 
The 3-phase half-wave converter is impractical for most 
purposes, because the supply current contains a DC compo-
nent. Semi-converters and full-converters are most commonly 
used in practice, with dual converters being employed in 
reversible drives having power ratings of up to several 
megawatts. 
2.3.1.2 INTEGRAL CYCLE CONTROL 
With integral-cycle control the converter connects the 
motor to the supply for a discrete number of complete half 
cycles, followed by disconnection again for a discrete 
number of half cycles. This process provides armature 
voltage waveforms as shown in Fig 2.2(b). 
2.3.2 DC-TO-DC CONVERSION 
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Fig 2.2(c) to (e) show the three main methods of DC to DC 
conversion using solid-state switching devices, these being 
inverter/rectifier combinations, H-bridge choppers and 
switched-mode DC-to-DC converters. 
2.3.2.1 INVERTER/RECTIFIER SCHEME 
~'"-------- --
In this technique (see Fig 2.2(c)), the DC supply is first 
converted to AC, which is stepped up or down by a trans-
former before rectification back to DC. Since the conver-
sion is in two stages the scheme is costly, bulky and less 
efficient than the other methods considered below. However 
the electrical isolation provided by the transformer between 
the supply and the load is a useful and often required fea-
ture. 
2.3.2.2 DC CHOPPERS 
The 4-quadrant H-bridge chopper of Fig 2.2(d) can replace 
the series resistor sometimes used to provide speed control 
of a DC motor, so that it can be used in battery-operated 
vehicles where energy saving is of prime concern. However, 
the H-bridge chopper suffers from the following drawbacks: 
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a) The ripple content of the converter output is high if the 
switching frequency is low, with significant harmonics 
being present in both input and output currents. 
b) The input voltage may only be stepped down, so that the 
output voltage is always less than that of the input 
voltage. 
2.3.2.3 DC-TO-DC CONVERTERS 
This is a direct method of DC-to-DC conversion, in which 
energy is transferred from the input to the output through 
an inductor. The output voltage is stepped either up or 
down by changing the ratio of the switch turn-on and turn-
off times. Fig 2.2 (e) shows that the DC-to-DC converter 
may be visualised as the DC equivalent of a variable-ratio 
transformer. 
A novel form of 4-quadrant DC-to-DC converter is described 
in detail in chapter 3. This converter provides a superior, 
highly efficient and easily controlled supply for a DC motor 
drive. 
;\ 
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CHAPTER 3 DC-TO-DC CONVERTER 
A switched-mode power converter provides a highly effi-
cient method of DC-to-DC conversion. There are many types 
of converters, all having varying degrees of cost, 
reliability, complexity and efficiency. 
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The three basic configurations which are commonly used are 
termed buck, boost and buck/boost converters. A buck con-
verter steps down the input voltage and a boost converter 
steps it up, while a buck/boost converter provides either 
step-up or step-down operation. There are other forms of 
converter, such as the flyback and the forward converter, 
each of which is derived from one of the basic configur-
ations. The new 4-quadrant converter described in this 
chapter is derived from the boost converter and is designed 
specifically to meet the requirements of 4-quadrant oper-
ation for a high-efficiency DC servo system. 
3.1 BUCK CONVERTER 
The idealized buck converter of Fig 3.1 steps down the 
input voltage by variation of the switching duty cycle. 
During the switching cycle, switch S alternates between 
positions A and B. When S is in position A, the inductor 
current IL increases and energy is stored in the magnetic 
field of the inductor. When S switches to position B, the 
voltage across L changes polarity and the current JL decays. 
The energy stored in the inductor is thereby released to the 
output. 
There are two distinct operating modes for the buck con-
verter; the continuous conduction mode, in which the induc-
tor current never falls to zero and the discontinuous 
conduction mode, in which the current remains at zero for a 
portion of each switching period. Figs 3.2 and 3.3 show 
-------------------------
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respectively various converter waveforms for these two modes 
of operation, from which the converter voltage gain and the 
inductor current may be obtained. Switch S is in position A 
for time t 1 and position B for t 2 • The switching period is 
T,~t 1 +t 2 • In these figures, and others which follow 
throughout the thesis, the waveforms of inductor and source 
current are almost straight lines as a consequence of the 
high operating frequency. 
In the continuous conduction-mode, the time integral of 
the inductor voltage V, over a switching period is zero. 
Thus 
From Fig 3.2, this gives 
(V,-V.)t 1 =V.(T,-t 1 ) 
from which the voltage gain M of the converter is 
V o tl 
M=-=-=D (3.1) V, T, 
where D is the duty cycle. During steady-state operation, 
the energy released from the inductor during time t 2 is 
dissipated in the load resistor R. Thus, 
l 2 l 2 V~ 2_Lfb-2_Lfa=Rt2 (3.2) 
where la and Ib are respectively the minimum and maximum 
values of the inductor current. Since the average capacitor 
current is zero the average output current equals the aver-
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age inductor current, or 
• 
giving 2V 0 I=--! 
a R b (3.3) 
Substituting for la from equation (3.2) into equation 
(3.3) gives, 
and therefore 
where L 
•=--RT. 
is the time constant normalized with respect to the switch-
ing period. 
For discontinuous operation, the equations which govern 
the buck converter currents may similarly be obtained from 
Fig 3.3, and the voltage gain becomes (Appendix III): 
Both sets of equations are listed in Table 3.1. 
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Continuous Mode Discontinuous Mode 
v. D 2 M=-
1+)!+8"tiD 2 v. 
I aU L(min)) ~·[ 1-C;.o)J 0 
I b (/ L(max)) ~·[ 1 +C;.o)J ( 4V. ) RD(l+~1+8"t/D 2 ) 
/ s( Aue) v.D v.D 
-- --
R R 
Table 3.1 Buck Converter Current And Voltage Gain 
For a given value of M, the boundary between the two modes 
is determined by 1:, which is dependent on both L and R. · The 
-· boundary value of the normalized time constant for the 
transition between the discontinuous and continuous modes is 
[1,2] 
1-M 
<Le= - 2- (3.4) 
If 't < "t Le the mode is discontinuous, whereas if "t > "tLc it is 
continuous. 
Fig 3.4 shows the relationship between the voltage gain M 
and the duty cycle D, for various values of the normalized 
time constant "t. It is evident that the output-to-control 
transfer characteristics are quite different for the two 
modes of operation. In the continuous mode M is equal to D, 
and is independent of the circuit elements L and R. In the 
discontinuous mode M is a function of all these elements, as 
well as of T •• 
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3.2 BOOST CONVERTER 
3.2.1 BOOST CONVERTER OPERATION 
A circuit diagram for the ideal boost converter is shown 
in Fig 3.5(a). During each switching cycleS moves from 
position A to position B, and the circuit topology changes 
correspondingly as shown in Fig 3.5(b). Idealised circuit 
waveforms for. both continuous and discontinuous operations 
are given in Fig 3.6 and 3.7. At the beginning of the 
switching cycle S is in position A for time 11, and the 
inductor current IL increases from la at t=O towards a peak 
of lb. Switch s then moves to position B, and the energy 
stored in the inductor is released to the output network(R 
and C), with the current JL falling during the time interval 
12 • If the converter is operating in the co~tinuous conduc-
tion mode the current ramps down to la at the end of the 
switching cycle as shown in Fig 3.6. If it is in the 
discontinuous mode the current I L at the end of 12 is zero, 
as shown in Fig 3.7, with all the energy stored in the 
inductor having been delivered to the output. After a time 
during which the current remains zero, the switching cycle 
is repeated. 
For both modes of operation it is evident that the output 
voltage is greater than the input voltage, otherwise the 
energy stored in L is not released to the output during time 
I 2• 
3.2.2 LARGE-SIGNAL STEADY-STATE CHARACTERISATION OF THE 
BOOST CONVERTER 
Equations defining the circuit currents and voltages for 
the ideal boost converter, and obtained in a manner similar 
to those of Section 3.1, are summarized in Table 3.2. 
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Continuous Mode Discontinuous Mode 
-M I I+~ I+ 2D 2 11: 
--I-D 2 
/a Vo[_I -(-I )D(I-D)J 0 
R I-D 2-c 
Ib Vo[_I +(-I )D(l-D)J Vo(-I+)!+2D 2 11:) 
R I-D 2-c RD 
(~o )(I ~D) I L(A"') Vo(I+JI+2D 2 1-c) 2R 
I T(A"') (~0 )C ~D) Vo(-I+J!+2D 2 1-c) 2R 
I D(A"') vo Vo 
- -R R 
Table 3.2 Boost Converter Current And Voltage Gain 
The boundary between the continuous and discontinuous con-
duction modes occurs at a time constant -c = -c Let where [ 1, 2] 
or (M- I) 
Trc = 2M3 
(3.5) 
(3.6) 
The converter is in the continuous mode if -c > ""Crc and the 
discontinuous mode if -c < -c re· The boundary between these two 
modes is shown in Figs 3.8 and 3.9 as a function of D and M 
respectively. 
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For continuous operation, consideration of the voltage-
time integral balance for the inductor voltage V, of Fig 3.6 
gives 
from which the voltage gain is 
(3.7) 
For discontinuous operation the voltage gain M is (see 
Appendix I II ) 
(3.8) 
Variations of M with D for various values of c, determined 
using equation (3.8), are given in Fig 3.10, together with 
the variation for continuous operation. It is noted that, 
for continuous operation, the relationship between M and D 
is nonlinear, with the value M rising rapidly with D. In 
contrast, during discontinuous operation the relationship is 
almost a straight line, irrespective of the time constant. 
It is also evident that, for a given duty cycle, the voltage 
gain in the discontinuous mode is larger than that when it 
is in the continuous mode. 
3.2.3 BIDIRECTION BOOST CONVERTER 
With the boost converter circuit of Fig 3.5(a) energy can 
be extracted from, but not returned to, the supply since 
there is no return path for the current. In other words, 
the circuit is incapable of regeneration. 
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To obtain bi-directional energy flow capability, an extra 
switch S 2 and a diode D 2 are added as shown in Fig 3 .11. 
The voltage and current waveforms corresponding to this cir-
cuit are given in Fig 3.12. Switches S 1 and S 2 operate in 
complementary fashion, such that during time t 2 , S 1 is open 
and S 2 is closed. The decaying inductor current I L then 
flows via diode D 1 to charge the capactor C. If IL reduces 
to zero, it_now has a path through which it can reverse and 
-
During time t 1 switch S 2 is open and S 1 is closed. 
Initially, if I L is negative and energy is being returned to 
the supply, I L decays to zero through the freewheeling diode 
D2 • Since S 1 is closed, the current IL again reverses and 
ramps up via S 1 until it reaches I b at the end of t 1 • 
Since IL is continuous, the voltage gain of the converter 
may be obtained from equation (3.7) as 
l 
M= l- D (3.9) 
3.3 BUCK/BOOST CONVERTER 
The buck/boost converter shown in Fig 3.13 is capable of 
both step-up and step-down operation. During the switching 
cycle the switch S moves between positions A and B, so that 
when it is at A, the inductor current increases and energy 
from the supply is stored in the inductor. When the switch 
moves to position B, the stored energy is released to the 
output and power conversion is realised. 
Both continuous and discontinuous modes of operation are 
again possible and the voltage gains in the different modes 
are [1,2]: 
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Continuous mode 
D M=--
1- D (3.10) 
from which it is evident that, if D<0.5, M<l and the con-
verter performs as a buck converter and that if D>0.5, M>l 
and the converter performs as a boost converter. 
Discontinuous mode 
D 
M=- (3.11) ~2-c 
The variation of M with D for various values of -c, deter-
mined using equation (3.11), are shown in Fig 3.14. Once 
again, the boundary between the modes is dependent on -c and 
now ( 1, 2): 
(3.12) 
3.4 4-QUADRANT DC-to-DC CONVERTER 
The output voltage of the novel 4-quadrant converter 
described below can be either greater or less than the sup-
ply voltage, and it can be of either positive or negative 
polarity. With a non-passive load, 4-quadrant operation may 
be achieved. 
3.4.1 BASIC PRINCIPLE 
The new converter is formed by parallelling two bidirec-
tional boost converters, as shown in Fig 3.15, with the 
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power switches S 1, S 3 and s 2 , S 4 operating in a 
complementary mode. During time t 1 switches S 1, S 3 are 
closed and S 2 , S 4 are open, as shown in Fig 3.16(a). As the 
current fu builds up, energy is stored in the inductor L 1 • 
During period t 2 (=T.-t 1 ), S 11 S 3 are open and S 2, S 4 are 
closed, as shown in Fig 3.16(b). The energy stored previ-
ously in L 1 is released through diode D 1 to charge the 
capacitor C 1 to a voltage Vel• Similarly, the build-up of 
the current /L 2 stores energy in the inductor L 2 which, at 
the commencement of the next duty cycle, is released through 
diode D 2 to charge the capacitor C 2 to a voltage V e 2 • 
It is evident from section 3. 2 that the vol tages V e 1 and 
Ve 2 are dependent on the turn-on times of the switches S 1 
and S 2 • If t 1>t 2 , Ve 1>Ve2 and the overall output voltage, 
which is the difference between Ve 1 and Ve 21 is positive. 
The load current I. is in the direction shown in Fig 3.15 
and energy is taken from the supply. At the same time 
energy is returned to the source through S 3 , although more 
energy is taken than is returned. 
If V e 2 is raised so that it exceeds V c~(t 2 > t 1), the polar-
ity of Vo reverses but the direction of the load current 
remains unchanged. More energy is returned to the supply 
via S 3 than is taken via S 1 and the converter operates in a 
regenerative mode. Fig 3.17 shows theoretical voltage and 
current waveforms for this condition. 
3.4.2 LARGE SIGNAL STEADY-STATE CHARACTERIZATION 
If the losses in the converter are ignored, the voltage 
gain of the bidirectional boost converter is, from section 
3.2 
I M=--
1-D 
and the duty cycle for the complementary converter is 
t2 D'=I-D=-T, 
It follows that the capacitor voltages are 
v. V =--
" I-D 
and V, V, V = =-
c2 1- D' D 
respectively, which gives an output voltage of 
and a voltage gain of 
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(3.13) 
Considerations of equation (3.13) show that variation of D 
between zero and 1 enables the output voltage to be either 
less than or greater than the input voltage and the polarity 
of the output voltage to be reversed. Table 3.3 presents 
equations for the complete operational range of the con-
verter and Fig 3.18 shows the variation of voltage gain with 
duty cycle. 
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,JS-1 V cl> V c2 M> I V 0 > v. 
--<D<I 
2 
05<D<,JS-l V c1 >V c2 O<M< I O<V 0 <V. 
. 2 
D=0.5 V cl= V c2 M=O vo =0 
3
-JS<D<0.5 Vcl<Vc2 -I <M<O -V.<V 0 <0 
2 
O~D< 3 -JS 
2 
Vcl<Vc2 M<-1 V 0 <-V. 
Table 3.3 Operation Range Of 4-Quadrant DC-to-DC Converter 
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CHAPTER 4 MODELLING AND ANALYSIS OF DC-TO-DC CONVERTER 
A mathematical model was developed for the converter, in 
order to examine its dynamic performance in terms of stabil-
ity, output impedance and step-load transient response. The 
performance criteria can be established using the transfer 
functions relating to the various blocks of Fig 4.1, which 
shows the basic closed-loop switched-mode regulator. 
Modelling of the linear blocks in the closed-loop system 
is straightforward, and the problem reduces to that of find-
ing a transfer function for the non-linear modulator and 
switching power stages. It is apparent that the non-linear 
sub-system is a 3-port system, with two input ports, 
V ,(t) and V c(t), and one output port V.(t). The relation-
ships required are the.input-to-output transfer function 
V ,(t) to V .(t), and the control-to-output transfer function 
V .(t) to V .(t). The latter may be divided into two parts: 
the relationship between the control signal Vc(t) and the 
duty cycle d(t), which is a property of the modulator, and 
that between the duty cycle d(t) and the output v.(t), which 
is a property of the power stage. The mathematical model-
ling of the power stage is discussed in this chapter, with 
the design of the modulator, which depends on the dynamic 
performance of the power stage, being discussed later in 
chapter B. 
4.1 STATE-SPACE-AVERAGING METHOD 
The converter has two operating states corresponding to 
the different states of the switches, and for each of these 
there is a linear equivalent circuit. There is no closed 
form solution for the circuit equations and the numerical 
solution which is necessary fails to reveal any analytical 
relationships between the various parameters. 
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During the last ten years many continuous analytical 
methods have been developed, which employ linear continuous 
models to produce approximate closed-form solutions for 
switched-mode circuits. One method, termed the State-Space 
Averaging approach [3,4] has many advantages over the 
others. It is very general, relatively easy to comprehend 
and straightforward in its application to the solution of 
practical converter problems. Furthermore, the method 
reveals completely the properties of the converter and 
arrives therefore at the complete linearised converter model 
which other methods fail to do. Due to these advantages, 
the State-Space Averaging method was used to model the 
4-quadrant converter described in the thesis. 
4.2 MODELLING PROCEDURE 
State-Space Averaging provides the designer with a choice 
of either a mathematical or an equivalent circuit model. 
The mathematical model is very useful, since it enables the 
designer to calculate the voltages, currents, and small-
signal transfer functions for the converter circuit. How-
ever, it does not readily explain the circuit operation and 
a full understanding of this is normally obtained from an 
equivalent circuit model, and both models are often used to 
solve practical design problems. The development of either 
model starts with the manipulation of the circuit equations 
until a satisfactory mathematical model is obtained. From 
there, the procedure continues with the synthesis of an 
equivalent circuit model. 
The procedure follows a number of well-defined steps: 
a) the construction of a linear equivalent circuit for the 
converter, relating to each switch position. 
b) the development in state-variable form of the circuit 
equations for each equivalent circuit of step(a). 
c) the averaging of each set of equations, using the 
switch duty cycle as a weighting factor and the 
combination by summation of the two sets to form a 
single set. 
d) the perturbation of the averaged set of equations of 
step(c) to produce DC and small-signal terms and to 
eliminate any nonlinear cross products. 
e) the transformation of the small-signal or AC terms of 
step(d) into the complex frequency or s domain. 
f) the production of an equivalent circuit model 
corresponding to the mathematical equations formed by 
the earlier steps. 
4.3 MODELLING OF A BOOST CONVERTER 
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Assuming ideal circuit components, fig 4.2 shows the 
equivalent circuits for each of the two switching states of 
the converter. The corresponding circuit equations in 
state-variable form are: 
a) During interval t 1 
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where 
. df L 
I L-dt 
and . dV, 
V=-
c dt 
or X=AlX+BlV, 
where 
. dX x=[~:J X=-dt 
AI=[: -~] RC BI=UJ 
and l][~:J V o = [0 
or Y=CfX 
where Y=V o cf=[O 11 
b) During interval 12 
where 
and 
v.=[O ~{~J 
or Y=C~X 
where C~=[O 1] 
Taking the average of the state-space equations for the 
two switch intervals, with the duty cycle d used as a 
weighting factor, results in a single state-space descrip-
tion, which represents approximately the behaviour of the 
circuit over the whole period T. [4], as 
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X=AX+BV, ( 4.1) 
where A=dA 1 +d'A 2 
B=dB 1 +d'B 2 
CT=dCf+d'C~ 
d is the duty cycle and d' = 1- d 
Equation (4.1) and (4.2) may be expanded to 
and 
(4.2) 
(4.3) 
(4.4) 
A single set of equations (4.3) and (4.4) in state-vari-
able form is thus obtained and its DC (steady state) and 
small-signal (dynamic) terms may be produced by perturbing 
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the supply voltage v, and the duty cycled respectively. 
4.3.1 STEADY-STATE CONDITION· 
Under steady-state conditions, the duty cycle d attains a 
steady value D so that X= 0 and from equations ( 4. 1) to 
(4.4) 
or 
or 
where R' = ( 1 - D) 2 R 
v.=[O 11 [ 1 ]V, (1-D)R R' 
V = _V.:_• (:_1_-_D--=.)_R 
o R' 
v. 
1-D 
[ /LJ V,[ I J V,=R'(I-D)R 
which corresponds to the result obtained in chapter 3. 
4.3.2 DYNAMIC CONDITION 
( 4.5) 
A small signal model for the converter may be obtained by 
considering perturbations of the supply voltage V, and the 
swiching duty cycle d. 
Thus,let 
d=D+d 
and d ' = I - d = D ' - d 
where D, D ', V, are the steady-state values, 
r. is the variation in v. 
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and a is the variation in d. 
These perturbations cause corresponding perturbations in 
the state and output vectors X~ X+ R and Y ~ Y + 9 
where X.Y are the steady state values 
and R,9 the variations in X and Y respectively. 
It now follows from equation (4.1) that 
where 
Since 
and 
thus, 
A~DA 1 +D'A 2 
-- -- -AX+BVs~X (steady-state equation) 
- dX X=-~0 
dt 
AX+BVs=O 
If it is assumed that 
a 
-«l D • 
R 
=«l 
X 
small nonlinear terms, such as second-order terms, are 
negligible and a linear system is obtained for which 
and 
(4.6) 
( 4.7) 
Expressing equations (4.6) and (4.7) in terms of Laplace 
Transforms gives 
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sX(s) = AX(s) + BV ,(s)+ [(A 1 - A 2 )X + (B 1 - B 2 )V ,]d(s) ( 4.8) 
and ( 4.9) 
where v. is the perturbation in v. 
Substituting equation (4.8) in (4.9) gives 
or V .(s) = G,(s)V ,(s) + G,d(s)d(s) ( 4.1 0) 
For constant duty cycle I a= 0 and d=D and the voltage 
input-to-output transfer function may be obtained. Thus, 
frOm equation ( 4,10) 1 Since a= 0 
V .(s) = G,(s)V ,(s) 
or 
Since 
--Tl [ 0 A- I;D 
er= [O I] 
and s=[~] 
thus 
If V, is constant, Jl, = 0 and V,= V" the control-to-output 
transfer function may be obtained from equation (4.10) as 
where J [ I] [ 0 0 --- L 0 I A2- I I -RC - -- A= 
c RC l- D 
c --TJ 
and since for steady-state conditions, 
- --1--X=-A BV, 
then 
v.(s) V, (1-sL.IR) 
d(s) =G,d(s)= (1-D) 2 • (1+sL.IR+s 2 L.C) 
where L = L 
• (l-D)2 
On the basis of the analysis above, it may be concluded 
that: 
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1) In the steady state condition 
- --1--
X=-A BVS 
- - vs Y=V =--
o !- D 
2) In the dynamic state ( AC model ) 
where 
1 1 
c.s(s)= D'. LCID' 2 s 2 +L/(RD' 2 )s+ I 
Vs (1-sL,IR) 
c."(s)= (!-D) 2 • (l+sL,/R+s 2 L,C) 
in which 
L = L 
' (l-D) 2 
If a= o. 
V 0 (s) 
c.sCs) =V sCs) 
and if Vs= o, 
4.4 MODEL FOR THE NOVEL 4-QUADRANT CONVERTER 
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( 4.11) 
(4.12) 
/ 
The 4-quadrant converter shown in Fig 4.3 comprises two 
boost converters with a differential load. The supply volt-
52 
age v, is assumed constant and the only variation considered 
is the switching duty cycle. Since operation of the 
switches S 1 and S 2 is complementary, any variation in. the 
duty cycle d of S 1 will change the duty cycle d' of S 2 , to 
maintain d + d' = l 
If d = D+d 
then d'=D'+(-d) 
An increase in the duty cycle of the upper converter of 
Fig 4.3 is accompanied by a decrease in that of the lower 
converter and the output voltage v. is given by 
V o =V cl- V c2 
In the dynamic condition, 
Vo= V cl- V c2 
Expressed in terms of Laplace Transforms, 
V 0 (S) =V cl (s)- V c2(s) 
or v. vel vc2 vel vc2 
-;rCs)= d(s)-d(s) = d(s) +(-d) (s) 
According to equation (4.12), obtained for a single boost 
converter, 
and 
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Vc 2 , Vs 1-sL;IR 
--(s) = G (s D ) = -----'-~ (-d) vd ' (I-D') 2 l+sL;IR+s 2 L;C 
Hence for the converter of Fig 4.3 
v. V. 1-sL,IR V. 1-sL.'/R 
d(s)= (l-D) 2 • I +sL,IR+s 2 L,C + (1-D')z' I +sL,'/R+s 2 L,'C 
where: L = L 
• (l-D) 2 
L '= L 
• (1-D')z 
When D=D'=0.5, V.=Vc 1 -Vc2 =0, so that D=D'=0.5 is set 
as the base value, and a= d- 0.5. 
thus, Vo(s)=BV. I-4L/Rs 
d s 1+4L/Rs+4LCs2 (4.13) 
4.5 EQUIVALENT CIRCUIT MODEL FOR A BOOST CONVERTER 
As mentioned earlier, the State-Space Averaging method 
enables an equivalent circuit model to be developed for a 
converter, which explicitly explains the circuit operation 
and provides a deeper understanding of its behaviour. The 
4-quadrant converter is derived from two boost converters 
and, from equations (4.12) and (4.13), it follows that the 
dynamic properties of the 4-quadrant converter are fundamen-
tally the same as those of the boost converter. Only the 
boost converter is therefore discussed below, but the 
results obtained may be readily extended to the 4-quadrant 
converter. 
The two switching conditions for the time intervals t 1 and 
t 2 for the converter are shown in Fig 4.2 and, from these, 
the equivalent circuit of Fig 4.4(a) may be drawn, in which 
d(t)=l indicates that the switch closed and 
d(t)=O indicates this switch open. 
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Using the averaging method described in section 4.3, gives 
( 4.14) 
The equivalent circuit of Fig 4.4(b) may be synthesized 
from equation (4.14), which in turn becomes Fig 4.4(c) for 
the steady-state condition (d=D). If the dynamic response 
(d = D +d) is considered, as discussed in section 4. 3 1 then 
dft 
dt 
= (A 1 - A 2 )dx+:iix+ BV. dV o 
dt 
(4.15) 
Based on equation (4.15), the eqivalent circuits shown in 
Fig 4.4(d) and Fig 4.4(e) may be derived, The two parts of 
the circuit of Fig 4.4(e) can be seen respectively as the 
primary and secondary sides of a special 'transformer•, 
which are related through the primary current and secondary 
voltage. Referring the secondary to the primary side in the 
familiar way gives the single unified equivalent circuits 
shown in Fig 4.4(f) and Fig 4.4(g), where the voltage source 
e(s) is defined as 
a! L 
e(s)=-sL 
D'z 
and for steady state condition 
- v. I=-
L D' R 
thus a v. 
e(s)=-·--sL 
D' 2 D' R 
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An extra voltage source e'(s) is thus generated in the 
input side, in addition to the original voltage source V,ID' 
where 
a-
e'(s) = DY.- e(s) 
=-V- 1---sL a - ( 1 ) 
D' • D' 2 R ( 4.16) 
4.6 DISCUSSION 
4.6.1 FIRST-ORDER RIGHT HALF-PLANE ZERO 
It was shown in section 4.5 that the development of a 
unified equivalent circuit for a boost converter created an 
equivalent power source e'(s), which contains the first-order 
right half-plane zero, evident in equation (4.16). This 
zero arises because the LC link in the converter is broken 
by a switch such that the effective parameters of the LC 
filter are a function of the duty cycle. This is shown in 
the small-signal circuit model of Fig 4.4(f) by a controlled 
current source to ground between the inductance and capaci-
tance of the effective filter. 
This right half-plane zero means that, to increase the 
output voltage v., the duty cycled has also to increase. 
An increase of d means however that the inductor spends less 
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time connected to the capacitor. The increase in duty cycle 
could thus be construed as a tendency to oppose the increase 
of v., and hence the phase lag characteristic of a right 
half-plane zero. In some other converters, such as the buck 
converter, the filter is not effected by any switches during 
the whole period T,, and no right half-plane zero is pro-
duced. 
4.6.2 INSIGHT INTO THE MATRICES A 1, A 2 , 8 1 , 8 2 , C 1, C2 
a) A 1 and A 2 
The fact that A 1 and A 2 are different shows that two dis-
tinct switching conditions exist for the converter, one for 
the period (0-dT) and the other for (dT-T). 
b) 8 1 and 8 2 
The condition 8 1 = 8 2 (such as in a boost converter) indi-
cates that there is no pulsation in the input current (the 
input current from the power supply is always continuous), 
whereas if 8 1 # 8 2 (such as in buck converter), there is a 
pulsation in the input current. 
c) C 1 and C2 
The condition C 1 = C2 shows the continuity of output cur-
rent, while C 1 # C2 means that there is a pulsation in the 
output current. As far as the 4-quadrant converter is 
concerned, there is no current pulsation in either the input 
or the output. Therefore 8 1 always equals 8 2 and C 1 always 
equals c2. 
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CHAPTER 5 SIMULATION 
The design and development of an efficient and economic 
drive requires the accurate prediction of both its steady-
state and transient performance and, at the design stage, 
computer simulation provides a powerful tool for this 
purpose. The effect of parameter changes are easily stu-
died, and any undesirable features of the performance cor-
rected, without the complication and cost that are required 
in a practical circuit. 
Mathematical models for the boost converter and the 
4-quadrant converter were developed in chapter 4, in the 
form of s-domain transfer functions. These unified models, 
which provide information on the dynamic properties of the 
circuit, such as stability and transient reponse, are very 
useful when designing closed-loop control system. They are 
however unsuitable for determining the behaviour of the 
individual components, and for indicating the voltage and 
current waveforms at different points in the circuit. Due 
to this difficulty, a mathematical model was developed for 
the converter in the form of a set of differential equa-
tions, which can be solved using a 4th-order Runge-Kutta 
numerical integration technique. 
This chapter first examines the performance of a boost 
converter, after which a model of the 4-quadrant DC-to-DC 
converter is developed. Finally, a 2-loop speed/current 
controlled converter-fed DC drive system is simulated. 
5.1 4TH-ORDER RUNGE-KUTTA NUMERICAL INTEGRATION METHOD 
Due to its high accuracy, the 4th-order Runge-Kutta method 
[5) is widely used in the computer solution of systems of 
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linear and non-linear differential equations. The general 
form of such a system may be written in the state-variable 
form [5] 
Yl all al2 aim Yl bl 
Y2 a21 
= 
a22 a2m Y2 
+ 
b2 (5.1) 
Ym ami am2 a mm Ym bm 
where df m(t) 
Ym=fm(t) Ym= dt 
Equation (5.1) may be written in the abbreviated form 
Y=AY+B (5.2) 
The Runge-Kutta solution [5] for equation (5.2) is then 
Where 
l - - - -
Y <n+ll = Y <nJ + 6(K (IJ + 2K {2J + 2K (3J + K <•J) (5.3) 
h is the integration step-length 
Y<nJ and Y{n+IJ are respectively the vectors of state 
variables at the beginning and end of an integration 
step 
K Ol = h[AY <nJ + B] 
- -
K< 4 >= h[A(Y<n>+ K <J>)+ B] 
The equations above allow Y <n• 1 > to be calculated from 
equation (5.3). 
5.2 BOOST CONVERTER SIMULATION 
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A 28/180V boost converter supplying a rated load current 
of SA was simulated, using the parameters derived in the 
next section. 
5.2.1 PARAMETER DETERMINATION 
Assuming that circuit resistance in the converter of Fig 
5.1 may be neglected, energy transfer considerations define 
the following relations 
(5.4) 
and 
(5.5) 
where Im is the peak inductor current. 
t 1 and t 2 are respectively the times for which switch s 
is closed and open 
From equations (5.4) and (5.5) 
Substituting the rated conditions into equation (5.6) 
gives the peak inductor current as 
(5.6) 
The voltage ratio follows from equation (3.7) as 
180=_1_=6.4 
28 1-D 
and therefore 
D=0.84 
With a switching period T s of 25~-ts 
and from equation (5.4), 
From energy transfer consideration, 
I ( I ) 
2 
1 ( 1 )
2 
-C V +-L\.V --C V --L\.V =V It 2 02 2 02 ool 
then 
For a required voltage ripple of ±5% of v. 
L\.V = 18V 
so that from equation (5.7) 
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(5.7) 
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5.2.2 SYSTEM EQUATIONS 
The two circuit topologies which relate to the closed and 
open switch conditions of the boost converter are shown in 
Fig 5.2. A mathematical model in the form of a set of dif-
ferential equations may be defined for each circuit as fol-
lows, 
Switch closed (see Fig 5.2(a)) 
and 
d!L R, v. 
-=--! +-
dt L L L 
dV o l 
-=--V 
dt CR o 
In matrix form 
or 
Switch open (see Fig 5.2(b)) 
d!L R, Vo v. 
-=--! --+-
dt L L L L 
and 
dV 0 J L l 
-=---V 
dt C C R o 
In matrix form 
where the load resistance 
v. R=-=36f1 
I. 
and the resistance of the inductor 
R 1 =0.1.0 
5.2.3 PROGRAM DESCRIPTION AND SIMULATION RESULTS 
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A flowchart for the program is given in Fig 5.3. The 
program commences by reading the input data, after which it 
checks the switch status and chooses the relevant equivalent 
circuit equations, which are then integrated numerically. 
The values obtained for IL and v. are stored in a plotting 
file. The elapsed time t is incremented by one step h and 
compared with the simulation time T. If the incremented 
time is less than T the program checks the switch status and 
repeats the above procedure. If it is greater than T, the 
program is terminated. Typical simulation results based on 
the parameters obtained in section 5.2.1 are shown in Fig 
5.4. 
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5.3 SIMULATION OF A 4-QUADRANT DC/DC CONVERTER 
In this section a mathematical model is developed for a 
4-quadrant DC-to-DC converter, as shown in Fig 5.5, operat-
ing in both open-loop and closed-loop. The converter para-
meters are derived in the following section. 
5.3.1 OPEN-LOOP PERFORMANCE 
5.3.1.1 PARAMETER DETERMINATION 
Circuit component values are again calculated for the 
values of maximum output voltage and current and operating 
frequency given in section 5.2.1. 
Thus from equation (3.13) 
Vo 2D-I 180 
-= 
Vs (1-D)D 28 
it follows that 
D=0.87 and 11 =2l.71ls 
From equation (5.6) 
where l 1 m is the peak value of fu 
and from equation (3.7) 
V =~= 28 =215V 
cl 1-D l-0.87 
1.=5A, V,= 28V 
and 
Assuming that a 10% output voltage ripple is required, 
equation (5.7) gives 
loll 
C1 = L'>V =5.05~F 
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Similarly, L 2 and C2 may be calculated from considerations 
of the maximum reverse output voltage and current, which 
gives the same values as for L1 and C 1 due to the symmetry 
of the circuit. The load resistance is again 36D. 
5.3.1.2 BASIC EQUATIONS 
In a manner similar to that developed for the boost con-
verter, the two circuit topologies of Fig 5.6(a) and (b) may 
be defined for the different states of switches in the 
converter. The two sets of equations relating to these 
topologies are 
a) Switches ,5 1 and 5 3 of Fig 5.5 closed, 5 2 and 5 4 open, 
RI 0 0 0 
L V, 
iu RI I lu L 
j L2 0 0 I L2 V, L L 
V cl + 0 0 I I V cl L 
V c2 RC RC V c2 0 
0 I I I 0 
c RC RC 
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or i = !1 1 Y + B 1 
b) Switches S 2 and S 4 closed, S 1 and S 3 open, 
R1 
0 
l 
0 --
L L V, 
iu lu -RI L 
j L2 0 0 0 I L2 V, L 
+ 
li cl l 0 l l vel L 
V c2 c RC RC V c2 0 
0 0 l l 0 
RC RC 
or Y = A 2 Y + B 2 
5. 3 .1. 3 RESULTS 
A program developed in a similar manner to that described 
in section 5.2.3, was used to determine the voltage and cur-
rent waveforms at various points of the converter circuit, 
as shown in Fig 5.7(a) to (c). It is evident that, when D 
is greater than 50%, the converter output voltage is posi-
tive and when D is less than 50%, it is negative. With 
D=50% the voltage is zero. 
5.3.2 CLOSED-LOOP 4-QUADRANT CONVERTER-DC MOTOR DRIVE 
The 4-quadrant converter-De motor drive with speed and 
current control loops is shown in Fig 5.8. Simulation of 
71 
the circuit was used to examine the change of inductor cur-
rent and output voltage of the converter, as well as the 
response of the armature current and speed of the motor, 
following a change in the speed command input. 
5.3.2.1 SYSTEM EQUATIONS 
a) Switches 5 1 and 5 3 closed, 5 2 and 5 4 open 
R, 
L 
0 0 0 0 0 
0 
R, 
0 l 0 0 v. iu L L fu L 
j L2 
0 0 0 0 l 0 
I L2 v. 
V,, c V cl L 
= + 
V,2 0 l 0 0 l 0 V c2 0 
ia c c la 0 
(A) 0 0 l l Ra Ko (A) 0 
La La La La 0 
Ko - K, 0 0 0 0 I -
J J 
or Y=A,Y+B, 
where K -2 
K.=Ka~• K' =K +-I I R 
g 
b) Switches 5 2 and 5 4 closed, 5 1 and 5 3 open 
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RI 
0 I L L 0 0 0 
0 
RI 
0 0 0 0 v. iLl L fu L 
j L2 I 
0 0 I 0 I L2 v. V cl 0 -c c V cl L 
= + 
V c2 0 0 0 I 0 V c2 0 0 ja c fa 0 
w 0 0 I I Ra Kb w 0 
La La La La 0 
Kb -K' 0 0 0 0 { -
J J 
or Y=A 2 Y+B 2 
The DC motor parameters were measured as 
Kb= 1.06Vs/rad K 1 , = 0.95 x 10-
3 Nmslrad 
La= lSO.ImH 
and for the DC generator 
K'= 1.08Vs/rad K 12 =5.56X 10-
3 Nms/rad 
J 2 = 0.0139kgm 2 
Thus, the overall Motor-Generator mechanical constants 
are, 
K 1 =K 1 ,+K 12 =6.51XI0-
3 Nmslrad 
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5.3.2.2 CLOSED-LOOP EQUATIONS 
The speed loop of Fig 5.8 contains a speed controller, for 
which 
where K 1'1 K d and K, are constants, !'!. T is the sampling time 
and t.wn and t.w._ 1 are respectively the speed error at nth 
and (n-l)th sampling time. 
The output of the speed loop I. forms the reference signal 
to the current loop. The current loop contains a PI con-
troller for which 
n 
V.=KP't.I.+K,'Lt.l. 
n•O 
where K P' and K 1 ' are constants, !'!.In the current error and V n 
the output from the current loop which determines the duty 
cycle of the converter switches. 
5.3.2.3 PROGRAM DESCRIPTION AND RESULTS 
Fig 5.9 shows a program flowchart for simulating the com-
plete serve system. The details are self explanatory, except 
for the PID controller subroutine which determines the 
required switch duty cycle based on the demand speed and 
feedback current and speed. 
Simulated results obtained from the program are shown in 
Figs 5.10(a) to (g). 
Fig 5.10(a) shows the no-load response to a change in 
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demand speed from zero to maximum 
ture current is initially 
towards the demand speed, 
high as 
forward speed. The arma-
the motor accelerates 
after which it reduces to the 
value required to maintain the demand speed. A slight over-
shoot in speed is evident. 
Fig S.lO(b) shows the speed response to a change in demand 
speed from standstill to full reverse speed, and Fig S.lO(c) 
the speed response to a change in demand from full forward 
to full reverse speed. In the latter case, both the output 
voltage and armature current can be seen to be reversed, to 
force a rapid reversal of the motor speed. 
Figs S.lO(d) and (e) respectively show the response to a 
change in demand from full forward speed to zero and from 
full reverse speed to zero. Once again the responses are 
rapid, with very little overshoot. 
Fig S.lO(f) shows the response when an electrical load of 
R 0 =!000 is applied suddenly at the generator terminals. 
The sudden increase in load causes an initial fall in the 
motor speed, followed by a rapid recovery to the demand 
value. 
Fig S.lO(g) shows the system response when the load is 
suddently removed from the generator. In this case, the 
speed suddenly increases, but soon recovers to the demand 
value as the closed loop control senses and corrects the 
error. It is evident that the drive has a good stability 
against load variation. 
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CHAPTER 6 POWER CIRCUIT DESIGN 
This chapter describes the design and construction of the 
prototype 1.2kW 4-quadrant DC-to-DC converter shown in Fig 
6.1, with a supply voltage of 2BV DC and an output voltage 
variable between -lBOV to +lBOV. 
A description is given of how the optimal switching fre-
quency of the converter was obtained from a detailed com-
puter simulation. This is followed by an explanation of the 
inductor design and the core selection, together with the 
principles of the Mos-Gated bimos switch. Since the con-
verter operation relies on both high-power and high-fre-
quency switching, the circuit layout is very important, and 
very careful arrangement of circuit ground and component 
connections is necessary. Over-current protection is pro-
vided by means of a Hall-effect current sensor, while RCD-
snubbers limit the rate-of-rise of voltage across the power 
devices. 
6.1 SWITCH DESIGN 
The theoretical results presented in chapter 5 show that 
the peak voltage across the switches may reach 250V, while 
section 6.3 will show that the peak current is 55A. Many 
transistors are capable of handling this power level at a 
switching rate of 40kHz; which is the optimal frequency 
obtained in section 6.2. However, in order to obtain an 
output of lBOV, consideration of equation ( 3 .1.3) shows that 
V o 2D-1 180 
V. D(D-1) 28 
or D=0.87 
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so that t 1 ~DT~2l.75JlS• t 2 ~D-T~3.25~ts and 5 2 has only 
about 3JlS to switch on and off. In practice it is necessary 
to consider parasitic circuit resistance, in which case D 
may need to be increased to as high a value as 0.94 to pro-
vide the required lBOV output, as shown in Fig 6.2. In this 
case S 2 must switch on and off within about 1. 25J.1S, and this 
switching rate at the required power level is difficult to 
achieve using either a single mosfet or bipolar transistor. 
It can however be easily achieved by combining two mosfets 
and one bipolar transistor, to form the Mos-Gated bimos 
switch shown in Fig 6.3. 
6.1.1 CHARACTERISTICS OF POWER MOSFET AND BIPOLAR TRANSISTOR 
A complete understanding of the operation and limitations 
of mosfets and bipolar transistors is essential for the 
design of a Mos-Gated bimos switch. Some features of mosfet 
operation are more desirable than those of bipolar transis-
tors, while the reverse is also true (6). Combining the 
advantages of the two technologies, while eliminating their 
undesirable features, produces a very useful switch. 
6.1.1.1 ADVANTAGES OF BIPOLAR TRANSISTORS 
a) Conductivity Modulation: For a given chip area and the 
same working voltage capability, the bipolar transistor has 
lower saturation conduction losses than a mosfet. Conductiv-
ity modulation enables the fabrication of very high voltage 
devices (Vc80 up to 2kV) with reasonably low on-state 
losses. For working voltages above 600V, the disparity 
between bipolar and mosfet losses is large. 
b) Lower Unit Cost: A bipolar transistor has a better sili-
con utilization in terms of conductivity per unit area, and 
thus a lower unit cost than a mosfet of comparable rating. 
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c) Ruggedness: Most power switching bipolar transistors are 
reasonably rugged. 
d) High Voltage Capability: Since the bipolar transistor 
has low on-state losses at high voltage, it is well suited 
for applications in which a voltage capability above 600V is 
required. 
6.1.1.2 DISADVANTAGES OF BIPOLAR TRANSISTORS 
a) Storage Time: Since the bipolar transistor is a minor-
ity carrier device, the storage time during which the minor-
ity carriers are swept out of the base region is appreciable 
(typically greater than 1.0 ~s ). This time represents one 
of the main limitations imposed on the operating frequency. 
b) Safe Operating Area ISOA>: Unfortunately a bipolar 
power transistor features two secondary-breakdown mechan-
isms, which are a potential hazard during both forward and 
reverse bias operation. Forward bias secondary breakdown is 
primarily the net result of a rapid and severe fall in gain, 
with increased collector current beyond a value usually 
referred to as I c(sa<J• 
Reverse-bias secondary breakdown is the main limitation 
imposed on the bipolar safe operating area. It is due to 
avalanche injection occuring at the collector n-n• junction 
when the transistor is subjected to a large collector-
emitter voltage. The predominant feature is the transition 
to a low-voltage high-current mode, occuring at some 
critical point in the collector characteristic [7]. Due to 
this, bipolar transistors often require extra circuits to 
ensure that they operate within the confines of the SOA, 
particularly during turn-off. 
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c) Switching Speed: The bipolar transistor has a rela-
tively low switching speed, as the result of the finite time 
required by the drive circuit to deliver charge to and 
recover charge from its base. Quite complicated base-drive 
circuits are consequently required for high-frequency oper-
ation, which may considerably increase the total cost. 
6.1.1.3 ADVANTAGES OF POWER MOSFETS 
a) Switching Speed And Operating Frequency: The power 
mosfet can, regardless of the circuit configuration, switch 
at frequencies at least one order of magnitude higher than 
those achievable·by even the fastest bipolar transistor. 
The reason is that, being a majority carrier device, the 
power mosfet does not suffer from long storage time limita-
tions. A high switching speed is readily achievable with a 
relatively simple drive circuit, and this inevitably results 
in low switching losses. 
b) Simple Drive Circuit: Since it is predominantly volt-
age driven, a mosfet may be controlled satisfactorily by any 
low impedance drive circuit. The resulting drive circuit 
simplicity makes the use of mosfets very cost effective. 
c) Ruggedness: The complete absence of secondary break-
down means that no bipolar transistor of equal chip size can 
approach the mosfet's overload capability. 
d) Thermal Stability: When fully enhanced, the mosfet has 
a positive temperature coefficient of resistance. The 
switching time, in turn, does not display any temperature 
dependency. These two factors provide the mosfet with 
excellent thermal stability and eliminate the need for bal-
last circuits when devices are parallelled. 
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6.1.1.4 DISADVANTAGES OF POWER MOSFETS 
a) On state resistance and Losses: Due to the inability of 
the mosfet to modulate its conductivity, the device has 
higher static conduction losses than a comparable bipolar 
transistor. The exponential increase in on-state losses 
with increasing voltage capability limits the mosfets useful 
working voltage capability to about 600V. 
b) Unit Cost: A relatively poor silicon utilization makes 
the unit cost of the mosfet higher than that of a comparable 
bipolar transistor. 
6.1.2 MOS-GATED.BIMOS TRANSISTOR 
A comparison between the characteristics of bipolar tran-
sistors and mosfets shows that the mosfet has advantages in 
drive circuit simplicity, switching speed, and secondary 
breakdown ruggedness. It suffers however from the drawback 
that, at higher power level, its operation is restricted by 
its relative high on-state resistance. These considerations 
indicate that a combination of the two technologies, which 
overcomes the disadvantages of both devices, will prove to 
be attractive. The Mos-Gated bimos switch is one such 
combination (8], in which two FETs and one BJT are combined 
to form a 3-terminal device. 
6.1.2.1 SWITCH CONFIGURATION 
Fig 6.3 shows the circuit diagram for the Mos-Gated bipolar 
transistor, in which Q1 is the main bipolar power transis-
tor, Q2 and Q3 are power mosfets, and Dz a high-speed varis-
tor. The mosfet Q2 is in a Darlington configuration with 
Q 11 and Q 3 is cascaded with Q 1 • When the gate voltage is 
high both Q 2 and Q 3 conduct; Q 1 therefore also conducts and 
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the switch is on. When the gate voltage is low both Q2 and 
Q3 are turned off, which open-circuits the emitter of Q1 
and causes a high transient base discharge current almost 
equal to the collector current. This in turn considerably 
reduces the storage time, so that the switch turns off 
rapidly [9). The varistor Dz has two purposes: (a) to 
provide a reverse current path for the base of Q1 at 
emitter-open turn-off, at the same time clamping the base 
terminal voltage at the varistor clamping voltage; and (b) 
to provide a forward current path for discharging the Q2 
gate capacitance at turn-off. 
The voltage rating of Q2 is the same as that of Q1 , while 
its current rating corresponds to the base current of Q1 • 
Mosfet Q3 conducts the same current as Q1 but is a low-vol-
tage device (typically less than 50V), to make use of the 
low on-state resistance of low voltage mosfets. Varistor Dz 
must be capable of dissipating the high transient power dur-
ing turn-off and it requires a breakdown voltage lower than 
the maximum drain-source voltage of Q3 • 
6.1.2.2 ADVANTAGES OF THE MOS-GATED BIPOLAR POWER TRANSISTOR 
a) The switch is not subject to reverse bias secondary 
breakdown(RBSB) due, in the case of a bipolar transistor, to 
emitter current crowding when turning off an inductive load. 
Since Q1 is turned off by open-circuiting the emitter, col-
lector current is extracted from the base terminal and 
emitter current constriction does not occur. Consequently, 
secondary breakdown is avoided. 
b) The drive circuit is simple, due to the simple voltage 
drive for the mosfet. 
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c) Switching speed is very fast, and is limited primarily 
by the speed of Q1 • However, Q1 is provided inherently with 
the nearly ideal base-drive current waveform shown in Fig 
6.4. A large reverse base current, almost equal to the col-
lector current, is withdrawn from the base and the excessive 
carriers in the base region are swept out rapidly by the 
large reverse base current. The storage time and fall time 
are therefore substantially reduced and Q1 can be switched 
very rapidly. 
d) The on-state resistance is low, since it is due to the 
low on-state resistances of the bipolar transistor Q1 and 
the low voltage mosfet Q3 • 
6.1.2.3 PRACTICAL CONSIDERATION 
A 60A, 500V Mos-Gated bimos switch was constructed using 
the following devices 
Q 1 : BUS14 with V cEo=400V, V c80=850V, 
Q2 : IRFP450 with V os=500V 1 I 0 =14A, 
Q 3 : IRFZ42 with V os=50V 1 I 0 =35A 1 
I c=30A, I cM=50A. 
loM=56A 
loM=160A and an 
extremely low on-state resistance R 0 .=0.035 n 
Dx: high speed transient voltage suppressor IN6277 with a 
reverse stand-off voltage VR=14.5V. 
Practical considerations inherent in the design of the 
switch were 
a) Parallelling: To achieve the required current rating, 
two devices were"parallelled for both Q1 and Q3 and, in this 
respect, two options exist as shown in Figs 6.5(a) and (b). 
Due to their positive temperature coefficient, when mosfets 
are parallelled the device with the lower on-state resis-
tance will carry a higher current with a correspondingly 
larger P 1.,. This causes the . junction temperature and the 
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on-state resistance to increase and the current is thereby 
reduced. Due to this self-adjusting property, the connec-
tion shown in Fig 6.5(b) was selected to achieve better cur-
rent sharing in both the mosfets and the bipolar 
transistors. 
b) Varistor: The main advantage of a varistor over a 
zener diode is that it is voltage rather than current 
dependent and it is able to withstand high transient voltage 
spikes. The varistor impedance changes from a very high 
standby value to a very low conducting value, thus clamping 
the transient voltage to a protective level. The excess 
energy associated with the high voltage pulse is first 
absorbed and then dissipated by the varistor. 
c) Stray Inductance: Since the switch is operating at 
40kHz and a peak current of 50A, any stray lead inductance 
will generate high-voltage spikes which put severe stress on 
the devices. To minimize lead length, all the components of 
each switch are assembled on one heatsink. 
6.2 OPTIMUM FREQUENCY 
It is common to use a high switching frequency in DC-to-DC 
converters, to minimize the weight, cost and size of induc-
tors and capacitors. Although the inductor losses may fall, 
due to the reduced physical size, the transistor and diode 
switching losses will however_increase with frequency. At a 
------------ ---..;:: 
certain frequency the switching loss becomes the dominant 
component of the total loss, and any further increase in 
frequency brings about a significant decrease in efficiency. 
Furthermore, above a certain frequency the 
equivalent-series-resistance(ESR) of the capacitor exceeds 
its reactance and no further reduction in capacitor size or 
100 
cost is possible. This occurs normally in the range 1 to 50 
kHz [10], depending on the quality of the capacitor in terms 
of its ESR. 
A computer-aided-design study was performed to determine an 
optimum switching frequency which keeps the inductor size 
small while maintaining a high overall converter efficiency. 
The inductance and capacitance were calculated for a given 
frequency and the various power losses in the circuit were 
determined for that frequency. The process was repeated 
over a range of frequencies, and the results enabled the 
optimum frequency to be established. 
6.2.1 INDUCTANCE AND CAPACITANCE CALCULATIONS 
Assuming a constant load current IL and a linear increase 
in supply current from zero to lm during the turn-on time t 1, 
it follows from equations (5.4) and (5.5) that 
and 
so that 
From equation (5.6) 
2• p OUI I =---'-"' 
m Vs 
Since 
then 
D 
t = DT=-
1 f 
D 11~ l L=---
2 Pour! 
and from equation (5.7) 
101 
(6.1) 
The inductance and capacitance at any given frequency may 
be calculated using equations (6.1) and (6.2). 
6.2.2 POWER LOSSES 
The converter power losses include switching and conduc-
tion losses associated with the power transistors, mosfets 
and diodes, together with the inductor losses. 
6.2.2.1 SWITCHING LOSSES 
Fig 6.6 shows switching current and voltage waveforms for 
the bimos switch described in section 6.1, The turn-on loss 
of the switch is 
(6.3) 
and the switch-off loss is 
(6.4) 
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where I a and I b are respectively the minimum and maximum 
inductor currents, which may be obtained from Table 3. 2, t swn 
and tswf the turn-on time and the turn-off time, as obtained 
from the device specification. 
The on-state power loss may be calculated from 
V saJ b l 1 V sal f b 
p con= 2T s = D • __:..::.2:....:. 
6.2.2.2 INDUCTOR WINDING LOSSES 
The inductor is formed by a number of turns of copper 
strip, in which various losses occur. 
a) DC loss CPgg) 
(6.5) 
The DC loss in the winding resistance may be calculated 
from 
where the DC winding resistance is 
b) Skin Effect Loss 
Direct current is evenly distributed throughout the 
cross-section of the conductors, but skin effect causes 
(6.6) 
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alternating current to crowd towards the surface of the con-
ductor. This decreases the effective cross-sectional area 
and increases the effective resistance by [11] 
4 (b) 4 R =- - R 
ao 45 5 do (6.7) 
where the skin depth 
1 7 1 -8 
-=p=l. X 0 
rJ 
and b = thickness of the copper strip 
The total copper loss is therefore 
(6.8) 
6.2.2.3 DIODE LOSS 
The power loss associated with a conducting diode is 
(6.9) 
where V 0 is the on-state diode voltage drop. 
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6.2.2.4 Efficiency And Component Optimization 
Results provided by a computer program written to deter-
mine the variation of inductance, capacitance, losses and 
efficiency with frequency, are shown in Fig 6.7. It is 
evident that, at-low frequency, the required inductance 
decreases rapidly as the frequency increases, and that_ the 
power loss also decreases due to the reduced winding loss. 
The efficiency reaches its peak value at about 40 kHz, after 
which the increasing switching loss starts to dominate the 
total loss, with a consequent drop in efficiency. Although 
the inductance still decreases with a further increase in 
frequency, this effect is relatively small. 
Fig 6.7 shows that, to achieve the best compromise between 
high efficiency and low inductance, a switching frequency of 
40kHz should be chosen for the converter. 
6;3 INDUCTOR DESIGN 
The value of the inductor L as calculated above is the 
minimum value Lm1n required to maintain continuous current 
operation, as indicated in Fig 6.8. For a chopping fre-
quency of 40kHz, equation (6.1) gives Lm1n as 7~H, from 
which 
The semiconductor devices are subjected to severe stress 
at the maximum current of 86A, due to high-voltage spikes 
and high switching losses, and consequently a larger induc-
tance than Lm1n is desirable. The average inductor current 
for this condition I au =I m12 = 43 A = 43A. Assuming a peak 
supply current of 55A the peak-to-peak current (6/) is 24A, 
as shown in Fig 6.8(a). 
Hence, 
6.3.1 CORE SELECTION 
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I 
The current-handling capability of an inductor depends 
upon its core geometry, the number of turns, the operating 
frequency, the maximum core flux density and the core loss. 
A pair of ferrite cores (Type FX3750), with an air-gap 
between them, was selected on the basis of these require-
ments. 
6.3.2 INDUCTOR CALCULATIONS 
For the core shown in Fig 6.9 the diameter of the central 
leg is 17mm, and its effective cross-sectional area is 
l7 2 n 2 A =--=227mm 
I 4 
The rms current is 
[ rms = 
The conductor current density J is 
Nlrms J=--
Aw 
where Aw is the effective cross-sectional area of the 
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coil and N the number of turns. Since the maximum current 
density for copper strip when used in the present type of 
application is 20Aimm 2 , the minimum cross-sectional conduc-
tor area is 
Aw lrms 32 2 pb = -= --= -= 1.6mm 
N Jmax 20 (6.10) 
where p and b are respectively the width and thickness of 
the copper strip. The thickness is kept as low as possible 
to reduce skin effect. 
If b=0.25mm the minimum width of the copper strip is 
1.6/0.25=6.4mm. Using a core window factor Kw of 0.2 gives 
a width p of 20mm. 
The window area of a pair of EC cores=(68-26)x13=546mm 2• 
The effective coil area is thus 
Aw=546x0. 2=109mm 2 
From equation (6.10), the number of turns N is 
Aw N=-=21 
pb 
and the airgap required for the inductor L is [12] 
N 2 !1 0 A, g= =5.0mm 
Lk, 
Summarising the above results, the inductor design is: 
L=25!1H, g=Smm, b=0.2mm, p=20mm, N=21 turns 
I 
The working flux density of 
B = L I rms = 0. 18 T 
NAi 
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is smaller than the value of 0.32T corresponding to the knee 
point of the magnetisation characteristic for the ferrite 
material. 
6.3.3 FLUX FRINGING 
In a gapped ferrite core, the flux crossing the airgap is 
not confined to a path having the same cross-section as the 
core but exists also in fringe fields around the airgap 
[13]. The effective airgap cross-sectional area is there-
fore larger than its physical dimensions and, as a result, 
the actual inductance exceeds that calculated using the 
physical dimensions. Since the cross-sectional areas in 
other parts of the core remains unchanged the fringing flux, 
which also goes through these areas, causes a higher flux 
density. It is therefore necessary to re-examine the flux 
density by including the effect of the fringing. 
For the core chosen, the additional pole face areas 
labelled E and F in'Fig 6.10(a) can be obtained according to 
the curves shown in Fig 6.10(b). The detail of the calcula-
tion is given in Appendix II, from which 
area E = 44.2mm 2 
area F = 68.Smm 2 
the effective cross-sectional area of the central pole 
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and the actual winding inductance is 
L' =(A,' I A,)L = 3l.S[!H 
The flux density in the core of 
L' X I B' = rms = 0.23T 
N· A, 
is less than Bmax• 
6.4 HEATSINKS 
To ensure that the power semiconductor devices work within 
their safe operating area (SOA), an appropriate heatsink 
must be provided. By examining the power loss and heat 
dissipation within the device, the required heatsink thermal 
resistance to keep the junction temperature below the safe 
limit may be determined and the type and size of heatsinks 
may be chosen. 
6.4.1 SAFE OPERATION AREA 
The four limits to the SOA of a bipolar transistor, i.e. 
collector current limit, voltage limit, power and tempera-
ture and secondary breakdown, are all illustrated in Fig 
~ Excess power dissipation causes a rise in the 
junction temperature which, in turn, causes irrever.sible 
chemical and metallurgical changes. 
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Fig 6.12 shows that the heat dissipated in the collector-
base junction flows through the thermal resistance between 
the junction and the mounting base R thJ-mb• 
The power dissipation in the junction is therefore 
;_T.!..i_-...:.T...:.m::.::b P= 
R thj-mb 
and Fig 6.13 shows the relationship between the maximum 
power dissipation Pmax and the temperature of the mounting 
base. The maximum power is limited by either the maximum 
junction temperature T 1max or 6TJ-mb(max), which is defined 
by 
6TJ-mb(max)=Tjmax-T mbk 
where T mbk is the maximum value of T mb for which the power 
dissipation is large enough to cause the operating point to 
move outside the safe operating area. 
For T mb > T mbtt P max is limited by the maximum junction tem-
perature to 
T jmax- T mb 
p max = R 
th}-mb 
For T mb::; T mbtt the power dissipation has a fixed limit 
6T1-mb(max) 
p maxk""' R 
thj-mb 
( 6.11) 
(6.12) 
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6.4.2 SWITCH POWER LOSSES 
The full load current and voltage waveforms for the three 
devices IRFP450, IRFZ42 and BUS14 are shown in Fig 6.14. 
Calculation of the various power loss components is given in 
full in Appendix I, and the results are summarised below 
For IRFP450 
Pswn=7.68W 
P swf = 4.84W 
Pcon = 24.31¥ 
ptot = p swf+ p swn + pcon = 36.85W 
For IRFZ42 
p swn = 1.26W 
Psw1 =2.51W 
P,0 .= 19.5W 
p tot= p swf + P swn + P con= 23.24 W 
For BUS14 
p SW/= 29.3W 
P,0 .=47.25W 
ptot = p swf+ p swn + pcon = 86.25W 
6.4.3 HEATSINK DESIGN 
( 6.13) 
( 6.14) 
(6.15) 
a) The maximum junction temperature for MOSFET IRFP450 is 
Tr150°C 1 with a junction-to-heatsink thermal resistance 
RthJ-sink of 0.94°c/w [14] and an ambient temperature of 
. 
" 
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Tamb=25°c· The required heatsink 
may therefore be calculated from 
as 
thermal resistance R ths-amb 
equation (6.11) and (6.13) 
T -T 
R = Jmax amb = 3 4 o C I W thl-amb p • 
tot 
and R ths-amb = R thJ-amb- R thJ-sink = 2.46 o C I W 
b) For IRFZ 42, T /max = l50°C and R thJ-sink = 2.0oC lW 
From equations (6.11) and (6.14) 
T -T 
R = }max amb = 5 38 o C I W 
thJ-amb p · 
tot 
R lhs-amb = R lhJ-amb- R thJ-sink = 3.38o C I 1,1 
c) For the device BUS 14, 
T 1max=200oC and RthJ-mb=0.7oCIW 
From equations (6.11) and (6.15) 
T -T 
R = jmax amb= 2 •03 oCIW thJ-amb p 
tot 
Since R ~hJ-amb = R thJ-mb + R mb-s + R s-amb 
then R ths-amb = R thJ-amb- R thJ-mb- R thmb-s 
If the devices are mounted flat on heatsinks, with heat-
~ink compound between the two surfaces, the thermal resis-
tance between the mounting base of the device and the 
heats ink R <hmb-s may be neglected, and 
R ths-amb = RthJ-amb- R thj-mb = 1.33° C lW 
The three commonly available types of heatsink are termed 
diecast finned, extruded finned and flat plate and the 
material normally used is aluminium. Since there were no 
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size restrictions on the prototype converter, flat plate 
heatsinks were used and painted black to give greater emis-
sivity. An important advantage of a flat heatsink is that 
its high-frequency noise emission is low. 
The thermal resistance depends on the thickness, area, and 
orientation of the plate [7]. The thickness of the heatsink 
chosen was 4mm and, from the nomograms given in Fig 6.15, 
the area =1.2xl0 4 mm 2, and the length=390mm. 
6.5 DIODES AND CAPACITORS 
6.5.1 DIODES 
The diodes D1 and D2 of Fig 6.1 provide current paths for 
energy transfer between the inductors and capacitors, "while 
"'"" . --' 0 
D3 and D4 are freewheeling diodes as discussed in chap~3-· · 
The characteristics of these diode are very important- in 
determining the overall circuit performance. 
It was emphasised in section 6.3.1 that high-speed tran-
sistors have a reduced switching loss. However, fast 
switching transistors do not necessarily result in lower 
switching losses unless the diodes used have recovery times 
2 to 3 times faster than the transistor current rise time 
[15]. A fast transistor increases the peak recovery current 
in the diode and thus the overall switching losses. Fur-
thermore, the reverse recovery delay time of the diodes 
increases the peak collector current, as shown in Fig 6.16, 
and consequently the switching loss in the transistor. The 
broken lines in Fig 6.16 show the current, voltage and power 
waveforms for an ideal diode with negligible reverse recov-
ery time. The reverse recovery current of the diode is 
shown in the 10 curve. The transistor must conduct this 
reverse diode current as well as the inductor current. The 
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hatched areas of PT and p 0 represent the additional transis-
tor and diode dissipation due solely to the diode recover 
delay. 
To minimise these problems, a diode with a very fast 
recovery time was chosen: 
BYV 30-400 
6.5.2 CAPACITOR 
V RRM(max)=400V 
I FSM(A)=150A 
I F(AV)=14A 
t rr=50ns 
The maximum output voltage ripple ~V. of the 4-quadrant 
converter (see Chapter 5) was set at 10% of the mean output 
voltage v., and since V .=180V then ~V.= l8V. The required 
capacitance follows from equation (5.7) as 
and the nearest standard value of lO~F was used. 
An equivalent circuit for the capacitor is shown in Fig 
6.17(a), with the relevant circuit waveforms being given in 
Fig 6.17(b). 
Since V 0 =Vc+VEsR the voltage ripple ~V 0 is either ~Vc or 
~V ESRt whichever is the greater. In high-frequency applica-
tions the equivalent series resistance ESR often dominates 
the voltage ripple and, to avoid this, the ESR must be 
sufficiently low to make ~V ESR less than the maximum allow-
able value of 18V. 
Since 
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L\V ESR"'/Jmax' ESR+J L' ESR 
then 18 
ESR(max) = ss®290mi1 
A polypropylene capacitor designed for pulse applications 
was chosen. It has a high contact reliability and low 
losses at high frequency, due to the very low ESR. The ESR 
may be determined from [10] 
ESR = tan5 (6.40) 
Cf 
where C is the capacitance, f the switching frequency and 
tan5 the dissipation factor. 
For the capacitor chosen, it can be seen from Fig 6.18 
that tan5 is 7xl0- 4 at a frequency of 40kHz, giving 
ESR"' l.2mi1 
This is much less than ESR(max) and shows that the capaci-
tor selected is quite suitable for the present application. 
6.6 PROTECTION CIRCUIT DESIGN 
Fig 6.i9 shows a section of the converter power circuit. 
The stray inductances in the circuit can cause serious volt-
age spikes and high rates-of-change of voltage during 
switching, and it is necessary to provide protection 
circuits to limit these effects to acceptable levels. Over-
current protection is also important and this is achieved 
using the microprocessor-controlled circuit discussed in 
detail in chapter 8. 
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6.6.1 SNUBBER CIRCUIT DESIGN 
The RCD snubber circuit used in the power circuit is shown 
in Fig 6.20. For this arrangement 
C LW =I 
• f:!.t T 
and with 
!!. V = V m = 300 V 
thus 
The resistor R, limits the peak transistor current during 
turn-on. Since the maximum voltage across the capacitor C, 
is 300V and the maximum current of BUS14 is SOA, then 
V c 300 
R •(min) = I m = 50 = 6.0 
However, the value of the resistor must be sufficiently 
low for the snubber capacitor to discharge completely during 
the turn-on period of the transistor, thus 
R C < lon(min) = 21J.S 
• '- 5 5 
R,5.16.7.Q 
For the rating of D 
s 
ID= I Tlswf = 0.28A 
T 
I DM =IT= 14A 
V 0 =300V 
The following snubber components were chosen 
c.: 0.022~F, 400V, polyester type 
R.: ~SOW 
D.: Fast-recovery-diode BYV29-400 (V 0 =400V, ID=9A) 
6.6.2 HIGH-SPEED CLAMPING DEVICES 
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The high-voltage spikes due to stray inductance may be 
clamped using a zener diode. However, such a device cannot 
continuously dissipate energy and consequently a varistor 
was used. -For the low-voltage mosfet IRFZ42, a special 
ultra-fast transient suppressor IN6277 was used, for which 
stand-off voltage=l4.5V 
maximum clamping voltage=26.5V 
maximum peak pulse current=56.5A 
transient pulse power=l500 W (within lms) 
clamping time=lxl o- 12s. 
For the high-voltage devices BUS14 and IRFP450, the high-
speed zenamic varistor Zl5L391 was employed with an RMS 
working voltage of 230V, a peak transient current of 2000A, 
a DC working voltage of 310V, a varistor voltage at lmA of 
315V to 429V and a transient energy capability of 60J. 
6.6.3 RINGING EFFECT 
Internal capacitances exist in both mosfets and bipolar 
transistors, such as the drain-source capacitance Cdst the 
collect-emitter capacitance C c• and the "Miller" capacitance 
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Cc~ as shown in Fig 6.21(a). These capacitances, together 
with the energy storage inductor and various stray induc-
tances, may cause oscillations or ringing in the circuit. 
The poor reverse recovery performance of the inherent 
source-drain diode of a mosfet also contributes to this 
effect. 
Fig 6.21(b) shows the ringing on the voltage waveform 
across the switch V 1, which puts extra stress on the semi-
conductor devices and causes a deterioration in the overall 
converter performance. To minimise this effect, a fast 
recovery diode D, was connected in series with each switch, 
as shown in Fig 6.2l(a), to block the oscillation loop 
between the inductor and the switch. The improved V 1 wave-
form is shown in Fig 6.2l(c). 
6.6.4 CIRCUIT LAYOUT 
Both the power and drive circuits were carefully designed 
to minimise stray inductance and ringing effects. To this 
end the switch drivers were located as close as possible to 
their respective switches and the PCB layout was designed to 
minimize the length of the connections as shown in Fig 6.22. 
Any noise generated in the circuit earth connection will 
seriously affect the performance of both the power .and the 
drive circuits. To avoid this, the impedance of the power 
circuit earth is minimised and the earth of the drive signal 
was directly connected to the mosfet source, so that the 
drive circuit is less affected. 
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CHAPTER 7 DRIVE CIRCUIT DESIGN 
The Mos-Gated bimos switch described in chapter 6 performs 
only as well as its gate drive permits. Consequently the 
drive circuit is extremely important, and a careful study of 
the gate requirements will result in the best device per-
formance. 
7.1 PWM SIGNAL GENERATOR 
A PWM signal generator is used for open-loop operation. 
The saw-tooth carrier signal is obtained using a 555 timer, 
as shown in Fig 7.1(a). The small signal fet Q1 provides· a 
constant-current source to charge the capacitor c and, as a 
result, the saw-tooth ramp of Fig 7.1(b) is almost linear. 
The values of resistance and capacitance in the circuit are 
determined using a standard design procedure. The capacitor 
must have a leakage current less than 10% of the threshold 
current I,h(O.OinA) in order to ensure satisfactory perform-
ance, and suitable capacitor dielectrics are silvered mica, 
polycarbonate, and polystyrene. 
The saw-tooth signal of Fig 7.1(b) is compared with a 
reference voltage using the circuit of Fig 7.2(a), and the 
resulting output pulse-width, as shown in Fig 7.2(b), may be 
varied by changing the reference voltage level. 
7.2 ISOLATOR 
The PWM control circuit may be isolated from the power 
circuit, since each switch has a different ground. Two com-
mon methods for separating control and power circuits are 
isolation transformers and opto-couplers. 
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7.2.1 ISOLATION TRANSFORMER 
Fig 7.3(a) shows a drive circuit using a pulse transformer 
T, with several secondary circuits, used to control several 
switches at different ground levels. 
The advangtage of using a pulse transformer is that only 
one power supply is required for the four drive signals. 
However, due to the voltage-time balance of the transformer 
(see Fig 7.3(b)) the amplitude of the drive signal for a 
large duty cycle (D,..x~0.86) may fall below the value 
required to turn-on the mosfet. 
The circuit shown in Fig 7.4 is usually used to drive 
gate-turn-off thyristors. The transformer T, needs to be 
designed with a low leakage inductance and to saturate eas-
ily. Consequently, the output voltage waveform for a 
square-wave input voltage is as shown in Fig 7.5 and is 
unaffected by any variation in the duty cycle. The positive 
pulse locks the output high by positive feedback, and it 
remains high until the next negative pulse. 
Unfortunately, the drive circuit of Fig 7.4 requires a 
separate power supply for each isolated drive circuit, which 
negates the main advantage of using a pulse transformer. 
Furthermore, a transformer with a low leakage inductance is 
difficult to construct and, in practice, the transformer may 
well not saturate. 
7.2.2 OPTO-COUPLER 
The considerations of section 7.2.1 led to the selection 
of the opto-coupler shown in Fig 7.6 as the isolator, since 
a) It is more reliable than a pulse transformer. 
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b) The range of duty-cycle variation is almost 0-100%. 
c) A very fast TTL/CMOS compatible opto-couplet IC is 
' 
available. 
d) The drive circuit is simple and straightforward. 
The 6N317 opto-coupler is TTL compatible and has a typital 
response time of 45ns. Its output has an open collector, so 
that the output voltage level may be raised by means of a 
"pull-up" resistor. 
7.2.3 MOSFET DRIVE REQUIREMENT 
The gate/drain capacitance C0 d of a mosfet is an 
parameter in the design of the gate-drive circuit. 
/ 
I 
importpn~ 
It i~ 
non-linear and depends on both the drain/source and the 
gate/source voltages. Although the gate/drain capacitance 
C 0 d has a smaller static value than the gate/source capaci-
tance C0,, it requires more charge, due to the Miller effect 
[16]. The total dynamic input capacitance of the device is 
therefore greater than the sum of the static electrode 
capacitances [16]. 
Fig 7.7 shows the typical gate/source voltage waveform. 
Initially the gate voltage rises, and C0 , is charged. Dur-
ing the plateau of the voltage waveform, the drain/source 
voltage begins to fall, and provides a path by which C0 d is 
charged. When both C 0 , and C 0 d are fully charged the 
gate/source voltage again rises, indicating the minimum 
gate/source voltage needed for a given drain/source voltage 
and drain current. The gate/source voltage continues to 
rise to the value of the open-circuit gate drive voltage. 
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It is evident from Fig 7.8 and Fig 7.9 that the minimum 
charge for switch-on of IRFP450 is SOnC and for IRFZ42 it is 
30nC. Based on these figures, and a defined switch-on time, 
the gate charge current may be determined and the gate-drive 
circuit designed. 
Assuming a switch-on time of 120ns, the charging currents 
required for the two mosfets are 
IRFP450: 
and 
IRFZ42: 
50 
I g(mln) = 120 = 0.42A 
30 
I g(mln) = 120 = 0.25A 
The total gate current for one IRFP450 and two IRFZ42 is 
therefore 
10=0.42+2x0.25=0.92A 
The push-pull circuit of Fig 7.6 is capable of providing 
l.SA, which is adequate for the bimos switch. The mosfet 
gates shown in Fig. 7.10 are all decoupled with individual 
resistors (R 1 to R3 ). Without these the first device to 
turn-on, which is the device with the lowest threshold volt-
age, will tend to slow down the gate voltage rise of the 
other devices. This will further delay their turn-on and 
impair the current sharing balance within the parallelled 
devices. 
The required value of the decoupling resistors are 
RI:> V CS = __!3_ = 28.6.0 
I o(mln) 0.42 
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12 R =R :5--=48.0 2 3 0.25 
In practice, 
R1 = R2 =R3 = 25D 
was found satisfactory 
Fig 7.11 shows details of the circuit designed. 
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CHAPTER 8 DIGITAL CLOSED-LOOP CONTROL SYSTEM 
A closed-loop control system can be implemented using 
either analogue or digital techniques. Recent advances in 
both digital electronics and microprocessor technology have 
led to their adoption in almost every field of electrical 
power engineering, and the microprocessor control of 
variable-speed drives, which appears to be a particularly 
interesting application, is described in this chapter. 
Conventional digital closed-loop control systems for 
variable-speed drives usually contain an outer speed loop 
and an inner current loop, as shown in Fig 8.1. In certain 
special applications, where position control is required, 
the third loop shown in Fig 8.2 is added. 
In general, control algorithms are classified as either 
linear or non-linear, with linear control algorithms being 
formed from one or more of the proportional, integral, and 
derivative operations. When combined, the three lead to the 
most general case of a Proportional-Integral-Derivative(PID) 
control algorithm. 
Of the many methods which exist for the design of digital 
controllers, one of the most clear, straight-forward and 
easily understood is the Engineering Design Method, dis-
cussed later in detail in section 8.2. 
8.1 DC MOTOR POSITION CONTROL SYSTEM 
Fig 8.1 shows a typical speed-control system containing a 
speed and a current controller. The first of these main-
tains the motor speed at the demand level, while the second 
ensures that the motor starting current does not exceed the 
maximum allowable value. When the motor is started, the cur-
rent controller allows the armature current to rise to its 
limit and maintains it constant at this value, so that the 
motor reaches the demand speed in the shortest possible 
time. After that the speed controller becomes active and 
maintains the speed at or very near the demand value. 
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In order to eliminate steady-state error, both controllers 
normally include an integral operation, so that either a PI 
or a PID controller may be used. 
The position-control system shown in Fig 8.2 contains an 
additional position controller, which ensures that the motor 
reaches the demand position. This controller need not con-
tain an integral term, since one exists already in the 
change from speed to angular position control. Although a 
3-loop position control system has good inherent stability 
and can be easily adjusted, it suffers from the drawback of 
a slow response due to the several integral operations 
existing within the system. 
In medium and low power drives, the armature resistance is 
relatively high and, in some systems, a substantial over-
shoot of armature current for a short period is allowed. In 
order to reduce the response time an Interventionist System 
[17] may be used, in which the current loop is omitted and 
only a maximum current limit is employed. The system then 
becomes a 2-loop position-control system. 
The Interventionist System has many advantages, particu-
larly in the field of digital control. Its relative 
simplicity reduces cost and saves microprocessor computing 
time, while its enhanced reliability permits the designer to 
concentrate on the properties of position and speed-control 
without worrying about the current-loop. In addition, it 
is possible to realise direct digital control without the 
use of A/D or D/A converters. 
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8.2 THE ENGINEERING DESIGN METHODS IN AUTOMATIC CONTROL SYS-
TEM 
Control systems are generally required to perform under 
both transient (dynamic) and steady-state conditions, with 
the control parameters being adjusted to provide the best 
behaviour in both situations. The system behaviour may be 
studied using either time or frequency response consider-
ations. The former gives a general picture of the system 
behaviour, as shown in Fig 8.3, from which the speed of 
response, the frequency of any oscillations and the time to 
reach the final steady-state output can all be studied. 
However, for design purpose, time-response considerations 
are often too complicated and cumbersome. On the other 
hand, frequency-response methods investigate the stability 
of the system through considerations of the input/output 
characteristic as a function of frequency. This character-
istic is explicit, straightforward and ~asy to analyse, and 
any design and parameter adjustments of the open-loop 
transfer function to meet a specified closed-loop perform-
ance are more easily carried out through frequency rather 
than time-response considerations. 
Frequency-response techniques [18] are often used to 
design control systems, with the object being to find a con-
troller by which the system can be adjusted to provide a 
specified open-loop frequency response. This response often 
means that (see Fig 8.4): 
a) The log-magnitude of the frequency-response characteris-
tic should cross the OdB axis with a slope of -20dB/decade 
in the area of medium frequency. The band-width of the 
medium frequency w 1 to w 2 should be sufficient to ensure 
that the system is stable. 
b) The cut-off frequency w, should be sufficiently high to 
151 
ensure a rapid system response. 
c) The magnitude of the response in the low-frequency range, 
which depends mainly on the proportional gain of the sys-
tems, should be sufficiently high to ensure a good static 
accuracy. 
d) Sufficient damping should be present in the high fre-
quency range, to minimize the effects of noise and of any 
disturbance to the load. 
In practice, 
istic with all 
it is often difficult to achieve a character-
the features listed above and 
In different applications 
a compromise 
the emphasis may 
may 
be necessary. 
be different, and attention needs to be focussed on the 
most relevant features while maintaining the others at the 
best possible level. 
8.2.1 STANDARD SYSTEM 
For a linear control system the open-loop transfer func-
tion may be written as 
K(l+-r 1s)(l+-r 2s) w ( s ) ~ ---,--: _ ___:___:__:_--=-__;__ 
sr(l+T 1s)(l+T2s) (8.1) 
where -r 1 , -r 2 , T 1 and T 2 are the system time constants and 
r represents the number of pure integrations in the system. 
Systems are classified as type 0, type I, type II, type III, 
.••. corresponding to r=O, 1, 2, 3, •••• respectively. 
Figs 8.5 and 8.6 show typical type I and type II systems, 
together with their open-loop log-magnitude/frequency char-
acteristics. 
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8.2.2 THE CHARACTERISTICS OF TYPICAL SYSTEM 
Since type I system is used in the experimental controller 
considered later in the thesis, only the characteristics of 
this type of system are discussed here. 
The transfer function of a type I system is: 
K 
w(s) = s( I+ Ts) (8.2) 
it follows from Fig 8.5(b) that 
We 201og K = 20 log -
1
-
The cut-off frequency we is therefore numerically equal to 
the proportional gain K, provided that 
I 
w <-
e T 
The higher the cut-off frequency, the faster is the system 
response. However the overshoot is also greater and the sta-
bility is correspondingly reduced. 
Table 8.1 shows the dynamic response of a type I system 
for different values of the product KT. 
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KT 0.25 0.39 0.5 0.69 1.0 
damping 1.0 0.8 0.6 0.5 
factor 1; 0.707 
overshoot 0 1.5% 4.3% 9.5% 16.3% 
o% 
rise time CO 2.41T 
t ,( s) 6.67T 4. 72T 3.34T 
Table 8.1 Dynamic Performance Of Type I System 
Where 
8.2.3. THE CONTROLLER DESIGN 
As stated in section 8.2.1, the design objective is to 
produce a system having the desired response. However, 
before designing the controller, it is necessary to deter-
mine what type of system is required. 
A type I system has a simple structure and a low over-
shoot, but is easily disturbed. Although a type II system 
is relatively complicated, and often has a high overshoot, 
it is not easily disturbed. Type III systems and above have 
difficulties associated with stability and are often 
adjusted into lower-type system. Since a low overshoot is 
essential in the response of the position control scheme 
being considered, a type I system was adopted. 
Table 8.2 lists the different controllers which are 
required to adjust different control systems into a type I 
system. 
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Control K, Kd K• Kd (l+T,s) (l+T,s) (I + T, s) ( 1 + T 2 s )(I + T 3S System l + Ts (I +Ts)s 
T I> T 2 T 3 is quite small, 
and T 1 and T 2 
are relatively 
large 
Controller l + 1:s K KP Kp(l +t 1s)(l+c 2s) KP -
l:S s c1S 
(P/ Controller) (I Controller) (P Controller) (PID Controller) 
Coefficien ,;~T, ,;, ~T,, 1: 2 ~ T 2 
t 
Table 8.2 Controllers For The Type I Systems 
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8.3 PID CONTROLLER DESIGN 
The novel 4-quadrant DC-to-DC converter described in the 
thesis is used to drive a DC servo motor, with the following 
requirements: 
a) The number of revolutions of the motor must be accurately 
controlled. 
b) The speed is controlled such that, following a change in 
the demand position, the motor runs at maximum speed until 
the required position is approached. The speed then reduces, 
and the motor finally stops when it reaches the demand posi-
tion. 
c) The response-time of the system is minimised. 
d) The overshoot is kept to a minimum. 
e) The system is stable. 
In order to achieve these requirements, several PI and/or 
PID controllers were investigated and the best option was 
chosen. 
8.3.1 THE PID CONTROLLER 
The Proportional-Integral-Derivative ( PID ) controller 
with the general form shown in Fig 8.7 is widely used in 
continuous-data control systems. The purpose of the propor-
tional term KP is to achieve optimum acceleration of the 
system response, so as to achieve the demand value in the 
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minimum time. The integral term K1!s eliminates the steady-
state error around the demand value, and the derivative term 
s K d provides an anticipatory action to reduce any overshoot 
in the response. 
Although the 3-term combination is the general form of the 
controller, a 2-term combination may be obtained by setting 
the coefficient of the third term to zero. Any desired 
response may be obtained by adjustment of the three coeffi-
cient KP, K,, and Kd. 
The time-domain relation between the output Ea(t) and the 
input E(t) of the 3-term controller is 
with the associated a-domain transfer function being 
(8.7) 
Since the 3-term controller has proved very useful for 
continuous-time control system design, it is clearly desir-
able to develop a digital control algorithm which possesses 
similar characteristics. 
8.3.2 TRANSFER FUNCTION 
8 • 3. 2 • 1. DC MOTOR TRANSFER FUNCTION AND BLOCK DIAGRAM 
The separately-excited DC motor shown in Fig 8.8 has the 
dynamic armature voltage equation 
and the torque balance equation 
dw 
M =Fw+J-
a dt 
where the developed electromagnetic torque is 
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(8.8) 
(8.9) 
(8.10) 
Re-writing equations (8.8) to (8.10) respectively in the 
Laplace domain gives 
(8.11) 
M.(s)=Fw(s)+Jsw(s) (8.12) 
and (8.13) 
From equation (8.11) 
(8.14) 
where ~.=L.IR. is the armature circuit time constant. From 
equations (8.12) and (8.13) 
(8.15) 
where ~m= J IF is the motor mechanical time constant. 
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The two relationships expressed by equations (8.14) and 
(8.15) are detailed in block diagram form by Fig 8.9, from 
which the change in speed w(s) due to variations in the 
applied voltage Ea(s) may be obtained as 
where 
8.3.2.2 SYSTEM TRANSFER FUNCTION 
It was shown in chapter 4 that the converter transfer 
function has the form 
!? , V , ( I - s L, I R ) . :-~V-"'~, .,.,---.:<c::I,---.,..s:..:L:.!,~-I_R.,..:_) -,-
-(s)- +.,-
d (l-D) 2 (l+sL,IR+s 2 L,C) (l-D') 2 (l+sL;tR+s 2 L,'C) 
where 
L ~ L 
• (1-D)' 
L, ~ L 
• (I-D')' 
In the steady state, 
so that K,la 
w~--
K, 
KUa ~1 R +--
a a Kl 
(8.16) 
(8.17) 
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so that 
Ea K~ R=--R +-
/ a k a I 
where R is the effective load resistance 
As explained in chapter 4, the system is 
unstable for large converter duty cycles. 
extreme situation with 0=86%, which is the 
required to give an output of 180V, 
increasingly 
Considering the 
duty cycle 
1 
=51 (1- D)z 
Since 1 1 
-»-D'2 Dz 
and __ 1_...,.=_1 =1.3 (l-D') 2 D 2 
equation (8.17) can be re-written approximately as 
Jl. V, (l-s-LI(RD' 2 )) , 
d(s)= D' 2 (1+sL/(D' 2 R)+s 2 LC/D' 2 ) 
In chapter 6, it was shown that for the 4-quadrant con-
verter 
L = 251lH and C = 151lF 
The measured parameters of the experimental DC motor are: 
K, = 1.06Vslrad, 
Thus 
(8.18) 
Since the output voltage of the converter is applied to 
the armature of the DC motor, 
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Substituting values in equation (8.16) gives 
w 0.92 
--ro(s)=7--.8-4 __ X_l_0 __ 74s-2~+-0-.-l-l-s-+-l (8.19) 
Since the motor mechanical time-constant is much greater 
than the electrical time constant of the converter from 
which it is supplied, the system transfer function is 
obtained approximately by multiplying the two transfer func-
tions of equations (8.18) and (8.19). Then, ignoring 
higher-order terms, 
w( 1314.3(1-1.06XI0-6 s) d s) = -~-+-0-.-1-l;:,s_+_? _ . 8_4_X __ l_0 __ .,..4 s--72 
8.3.3 CONTROLLER DESIGN 
(8.20) 
In the position-speed 2-loop control system the demand 
signal represents a position and the output from the posi-
tion controller is the speed reference for the speed loop. 
Controller design conveniently begins with the inner loop, 
for which the speed controller design is based on the 
transfer funtion of the converter drive system. It follows 
that the position controller design for the outer position 
loop is based on the equivalent transfer function of the 
inner speed loop. Fig 8.10 shows the functional block dia-
gram for the 2-loop control system. 
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8.3.3.1 SPEED CONTROLLER 
Equation (8.20) may be re-written approximately as 
F (s)=w(s)= . 1314.3 21 ) 
I a (I +0.104s)(l +7.65X I0- 3 s)(l + 1.06X I0- 6 s) ( 8 . 
As shown in Table 8.2, to adjust the system to a standard 
type I system requires a controller of the form 
F ( _ a ( )- K (I +0.104s)(l +7.65X I0- 3 s) s)-- s -
2 l:!w s s (8.22) 
Combining equations (8.21) and (8.22) leads to 
w K 
F(s) = l'>w (s) = s( I+ Ts) 
where K=Ksxi314.3 and T= l.06x!0- 6 
Theoretically, the optimum performance for a type I system 
occurs when K=1/(2T), from which a damping factor of 0.707, 
an overshoot of 4.3% and rise time of 4.72T are obtained. 
It follows from K=l/(2T), Ks=20l.3 that 
201.3 F 2 (s)= 0.16s+ --+ 22.14 s (8.23) 
and comparing equation (8.23) with the expression for a PID 
controller of equation (8.7) gives 
K,=201.3, 
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8.3.3.2 POSITION CONTROLLER 
The equivalent transfer function of the inner speed loop 
of Fig 8.10 is 
F(s) 
G(s) =I+ F(s) 
and the open-loop transfer function of the position loop is 
I I G (s)=-·G(s)"'--_..:..._ __ _ 
P s s(l+l.06XI0- 6 s) 2 
From Table 8.2, the position loop requires a controller for 
which 
(8.24) 
and with this controller the open-loop transfer function of 
the position loop becomes 
where T= 1.06X 10-6 
Since zero-overshoot is required, KT must be less than 
0.25, as shown in Table 8.1, giving 
K 1 =K:S;2.36Xl0 5 
The term K 1 is determined according to the control strat-
egy. Since the maximum motor speed is 1400 rpm, the maximum 
output of the position controller, which is the speed 
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reference for the speed-loop, is 1400 and the minimum count-
able position is one revolution. In order for the motor to 
run slowly and smoothly with a low demand position, the 
control strategy is designed such that the controller output 
does not reach 1400 unless the error between the demand and 
actual position exceeds 14. Therefore K 1 =100, and from 
equation (8.24) 
F 3 (s) =lOO( I+ 1.06X I0- 6 s) =lOO+ 1.06X I0- 4 s (8.2S) 
giving a PD controller with KP= 100 and Kd= J.06XI0- 4 
8.3.3.3 CURRENT LIMIT PROTECTION 
As stated in section 8.1, the best way to limit the cur-
rent in a 2-loop control system is to use an interventionist 
system [17], in which the current limit is introduced only 
when the armature current exceeds a threshold value. Fig 
8.11 shows such a system, with the armature current being 
sensed by the Hall-Effect Current Transducer. The output of 
the transducer (K,Ia) is applied to the threshold circuit 
TA, whose output is zero provided the current is less than 
the preset maximum armature current Iamt but which 
amplifies the excess by a gain Ga if the current exceeds 
f am• 
Thus the output voltage of the transducer V 1 is 
- I am :<; I a :<; I am 
Where G a is the proportional gain. 
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8.3.3.4 DIGITAL CONTROL ALGORITHMS 
Fig 8.12 shows a block diagram for the entire digital 
control system. When the principles of conventional PID 
control are applied to digital control, there are a number 
of ways by which the integral and derivative terms may be 
implemented. For position control, the function of the 
digital PD controller obtained in section (8.3.3.2) may be 
stated as [19] 
where K 0 = K d!T, K pe is the proportional gain, T the sampling 
period and e" the position error at the nth sampling 
instant. 
It follows from equation (8.25) that, with T=12ms, 
For speed control, the separate functions of the digital 
PID controller may be written as 
Integral: In= I n-l + K 1 l!.w. 
Proportional: P n = K pwt'!.w n 
Derivative: Dn=K 0 (t!.w.-l!.w._ 1 ) 
with the overall function being V c =In+ p n +D. 
where K 1 = K, T, K 0 = K d IT, K P<» is the proportional gain and 
!'!. w n the speed error at the nth sampling instant. 
Using the coefficients of the PID speed controller given 
in equation (8.23) results in 
K 1 = 2.4 
Kpw = 22.14 
K = D O.I6 = I3 I2x I0- 3 
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The microprocessor implements the digital current-limit 
protection described in section 8.3.3.3, by examining the 
status of the overcurrent flag set when the armature current 
exceeds the preset limit. If this occurs the value of Vc, 
which determines the duty cycle, is changed, by varying In 
such that 
(8.26) 
where the step size c, is set as 4% of the duty cycle by 
experience with the experimental system. 
Selection of the appropriate sign in equation (8.26) 
depends on whether the output of the integrator In is posi-
tive or negative, i.e. whether the motor direction is for-
ward or reverse. The sign adopted is opposite to that of 
I n• 
After one sampling period, the processor again checks the 
current. If this still exceeds the preset limit the duty 
cycle changes by another 4%, by executing equation (8.26). 
This process is repeated until the current has fallen below 
the limit. 
The output of the PID controller Vc is converted into the 
duty cycle through a control algorithm. In calculating the 
duty cycle, consideration is .given to the non-linear rela-
tionship between the duty cycle and the steady-state output 
voltage of the converter shown in Fig 8.13(a) and obtained 
from 
Vo I I D-D' 
-=---= 
V, D' D DD' 
If the output of the speed controller Vc is converted into 
the duty cycle, through a proportional item, it is difficult 
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to maintain a high and stable output voltage, since any 
small change in the duty cycle leads to a large variation of 
the output voltage. A control algorithm of non-linear con-
version similar to that shown in Fig 8.13(a), is used to 
keep the output voltage and thus the motor speed under 
control. 
The relationship given in Fig 8.13(a) may be divided into 
regions I and II, corresponding respectively to D 2:0.5 and 
D<0.5 
(I) In 
and M+ l 
D=--
M+2 
H~ \;<:> : 
v., 
d!; 
~ k -~' ~ ~ 
l 
~,1 -') 
- C; 
' 
Since V c and M are linearly related, V c = K 2 M, which gives 
With a duty cycle 0=86% required to give V.=180V, it fol-
lows from equation (8.27) that 
SO that Vc=5K 2 
With a small AV (AV «V ) 
'-'c '->c"-c 
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6K L'>Vc __ , __ 
7 2 49K 2 
To achieve an accuracy of duty cycle within 0.1%, K 2 ~30 
is used, which makes L'>D ~ 0.06% with each step change of V c• 
Hence: 
This conversion is shown in Fig 8.13(b). 
(II) In region II, ~ 
__.-----~·~ 0\ I 
~ 2D-l "'2D- 1 ~ 2 _!_ 
D-D' 2 D D 
giving K2 V ~--+2K 
c D 2 
and 
For K2 ~ 30, 
D~ 30 
60-Vc 
which is shown in Fig 8.13(c). 
(8.28) 
(8.29) 
The difficulty of maintaining the drive stable at the 
high-speed region has been solved, but the problem still 
persists in the low-speed region. This is because, when the 
duty cycle is around 50%, dD/dVc is relatively large, which 
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leads to a large variation in output voltage with only a 
small change in V,. Because of this problem, regions I and 
II are further subdivided into the low-speed and high-speed 
sub-regions shown in Fig 8.13(d). For a low output voltage, 
the new linear formula of equation (8.30) is employed to 
reduce the variation in dD/dV,. 
. V 
D=0.5+-'-
256 
To summarize, 
30+ V, 
D = -:-::---:-:-60+ V, 
V, 
D=0.5~ 
D= 30 
60- V, 
8.4 POSITION AND SPEED MONITORING 
(8.30) 
Modern encoders offer higher resolution, greater reliabil-
ity and greater accuracy than the alternative arrangement of 
a tachometer coupled to an analogue/digital converter, and 
in addition they are readily interfaced with a digital con-
trol system. In a practical unit, the rotary displacement 
is encoded as a number by the encoder disc and a logic 
circuit. One type, in which the number of encoder output 
pulses is counted over a fixed time period, is designated a 
constant-time resolver. In the alternative constant-dis-
placement resolver, the angular velocity is determined by 
measuring the time required for a fixed angle of rotation. 
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Both types of encoder include a digital counter, made of 
cascaded flip-flops, which accumulates and stores the input 
pulses as a binary or BCD number. Such counters are the 
cornerstone of many designs of digital circuit. 
The experimental speed measurement circuit used to inter-
face the motor and the system controller, is illustrated by 
the block diagram of Fig 8.14. The main elements of this 
circuit are: 
a) A shaft encoder and its output interfacing circuit 
b) The envelope shaping circuit 
c) Binary and BCD counter circuits, togather with their 
related 
latching devices 
d) A direction of rotation detection circuit and 
e) A speed demand interfacing circuit. 
The position monitoring system can use the same encoder as 
the speed monitoring system, with a bidirectional counter 
circuit determining the number of output pulses from the 
encoder to establish the actual position. A block diagram 
of the system is shown in Fig 8.15. 
8.4.1 SHAFT ENCODER INTERFACING CIRCUIT 
An incremental shaft encoder produces a single output 
pulse for each incremental change in the shaft position, by 
either optical or mechanical means. A known number of pulses 
is generated for each complete rotation of the shaft, so 
that the accuracy of measurement depends largely on the 
accuracy with which the encoder is manufactured and the 
accuracy of its assembly on the motor shaft. 
The specification of the encoder used in this research 
gives the encoder constant A(i.e the number of pulses per 
rotation) as 1250. If N is the shaft speed in rpm, the 
corresponding output frequency in Hz is 
j=NA 
60 
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The minimum encoder output pulse frequency occurs at the 
minimum motor speed, and vice versa. 
Thus I for N mln = 1 rpm, 
and for N max = 1500 rpm, 
T max = 48 ms 
T mln = 32 I!S 
A gating signal duration of at least 48 ms is therefore 
necessary to ensure coverage of the full speed range. This 
is undoubtedly large for a digital speed control applica-
tion, since it is comparable with the mechanical time con-
stant of the drive and could introduce unexpected problems 
and possibly instability if a sudden speed change occurred 
during a sampling interval [20]. 
The only way to decrease the duration of the gating signal 
is to use frequency multiplication to increase the number of 
encoder output pulses. In the experimental system the fre-
quency is multiplied by 4, using the circuit of Fig 8.16(a), 
to reduce the gating duration to 12 ms. If multiplication by 
a greater factor is desired, this is only possible at the 
expense of increased circuit complexity and cost. 
171 
There are four outputs for the A quad B type encoder; 1 
relative to A and 2 relative to B and their respective com-
plements T and 2. Further reference to Fig 8.16(a) shows 
that the encoder output frequency f is first multiplied by 
2, using an exclusive-OR gate (1/4 x 74LS86). Following 
this, single pulses are generated at each change of logic 
state of the 2f signal using two monostables, one triggering 
on the rising edge of the pulse and the other on the falling 
edge. The pulse duration must obviously be less than one-
half the minimum pulse duration, to avoid pulse overlap and 
possible miscounting at high speed. In practice, the pulse 
duration is set at about l~s. 
Fig 8.16(b) illustrates the pulse sequence throughout the 
interfacing circuit, and demonstrates how frequency quadrup-
ling is achieved. 
8.4.2 DIRECTION OF ROTATION DETECTION CIRCUIT 
The direction of rotation of the motor shaft may be deter-
mined from the encoder output, since channel 1 output leads 
that of channel 2 by 90° for one direction of rotation and 
lags it by the same amount for reverse rotation. 
Implementing this facility using the logic circuit of Fig 
8.17, provides a visual indication on the relevant LED, 
together with a 1-bit signal to the controller circuit to 
indicate the actual direction of rotation to be compared 
with the demand direction. 
Fig 8.18 illustrates the pulse sequence at each point in 
the circuit, for each direction of shaft rotation. 
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8.4.3 CLOCK CIRCUIT AND GATING SIGNAL GENERATION 
In a digital control system, it is necessary to provide a 
common time base for all the circuits involved and to syn-
chronise the overall operation. 
In the experimental unit, the synchronising signals G1 and 
G2 shown in Fig 8.19 originate from the microprocessor con-
troller discussed fully in section 8.5. The signal G1 is 
used as a gating signal with a duration of 12 ms, for use in 
the binary counter described in section 8.4.4. The signal 
G2 is used to gate the BCD counter with the same duration of 
12 ms, but at a lower frequency of about 1 Hz. This low 
frequency provides a comparatively long holding time for the 
counter, to ensure visual stability of the display. 
8.4.4 BINARY COUNTER CIRCUIT 
The rotational speed of the motor is measured by a tech-
nique in which the output pulse train generated within a 
prescribed time (i.e. the active period of the gating 
signal) is digitized, using the counter circuit of Fig 
8.20(a). Together with the direction signal, the 12-bit 
output number which represents the motor speed is fed to the 
controller for comparison with the demand speed. 
The main components of the counter are the 4-bit binary 
counters (3x74HCT161), which count the number of pulses 
within the 12 ms duration of the gating signal. At the end 
of this period the output of the counter is transferred to a 
pair of OCTAL D-type latches (74LS273), when a positive gat-
ing signal is received at the clock pin of the latches. 
This gating signal is generated by monostable M1, triggered 
on the negative edge of the counter gating signal G1. At the 
end of the store pulse, monostable M2 generates a pulse 
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which resets the counter. This enables a new counting pro-
cess to begin at·the next sampling period. It is important 
that the sum of the store and the reset times (i.e.the 
durations of the output pulses of M1 and M2) should not 
exceed the holding time of the gating signal, to ensure that 
the system is ready at the commencement of the next counting 
period. The individual durations of M1 and M2 are l~s and 
0.5~s respectively. The pulse sequence for the counter cir-
cuit is illustrated in Fig 8.20(b). 
The shaft position is measured by counting the pulses from 
the index output of the incremental encoder. This index 
output Z, which has one pulse per revolution, is applied to 
the bidirectional binary counter circuit shown in Fig 8.21. 
The main components of this are the 4-bit Binary up/down 
counters(4x74LS193). If the motor runs in the forward direc-
tion, a low-to-high transition on the input advances the 
count by one. Conversely, if the motor runs in the reverse 
direction a pulse on the input decreases the count by one. 
The total count number, which can be 16-bits long, repre-
sents the actual position relative to the start point. 
The counter can be reset either manually or automatically, 
when the whole microprocessor-controlled system is started. 
8.4.5 BCD COUNTER CIRCUIT AND DISPLAY 
The BCD counter circuit of Fig 8.22 is used to provide a 
visual display of the motor speed. 
The heart of this circuit is the (7224) 4-decade counter 
driver (RS~ata3970) which drives directly the 7-segment 
common-anode LCD displays. The device count is controlled 
using a pair of commands (STORE and RESET) generated in a 
manner similar to that of the binary counter. Using an AND 
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gate, the input pulse train is gated with the BCD counter 
gating signal G2, which is generated from the microprocessor 
controller (section 8.5.3.5). The counter active time is 
again 12 ms, although the hold time is relatively long at 
about one second. Fig 8.22 shows both the BCD counter and 
its related circuits, including the display components and 
the control command (STORE,RESET) generator. The on-board 
oscillator of the 4-decade counter driver is designed to run 
freely at approximately 16 kHz. The oscillator frequency is 
divided by 128 to provide the backspace frequency of about 
125 Hz with the oscillator running freely. 
8.4.6 DEMAND POSITION SPEED INTERFACING CIRCUITS 
The previous sections concentrated on the measurement of 
speed and rotor position in a form suitable for the con-
troller. However, interfacing the demand speed and position 
into the system is of equal importance, and it is vital for 
the demand signals and the actual speed and position signals 
to be of the same form, so that they can be compared easily 
within the control system. The demand speed is commonly set 
by using either a thumb wheel or a binary coded rotary 
switch. These are each available as hexadecimal or decade 
(decimal) switches to provide a 4-digit output. 
In the experimental unit, 4-decade switches were used to 
convert a demand speed range up to 9999 rpm to a 16-bit BCD 
number, and this requires the use of the simple interfacing 
circuit of Fig 8.23. The 16-bit BCD number is sampled by 
the microprocessor and converted into a 14-bit binary number 
in the software. 
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8.4.7 MOSFET GATE DRIVE PULSE GENERATOR 
The mosfet_gate drive signal is derived from the value of 
Dn which is output by the microprocessor. This 8-bit number 
is applied to one of the two inputs of an 8-bit comparison 
circuit, consisting of two cascaded comparators (7485). The 
other input is obtained from an 8-bit count circuit, com-
prising two cascaded counters (74HCT161), which index from 0 
to 255 and are then reset by the TC pin of the second 
counter, as in Fig 8.24(a). The input to the counter is a 
7.5 MHz pulse train. The TC output of the second counter is 
also connected to the S-input of an R-S flip-flop, to 
trigger the positive-going edge of the generated pulse Ts in 
Fig 8.24(b). When the counter output equals Dn, the com-
parator circuit output assumes a logic state 1. This is 
applied to the R-input of the R-S flip-flop to trigger the 
negative edge of Ts which appears at the Q-output of the 
flip-flop. 
8.5 MICROPROCESSOR-CONTROLLED CLOSED-LOOP CONTROL SYSTEM 
The microprocessor field is one of the fastest developing 
industrial activities. Many powerful microprocessors exist 
and are utilised in variable-speed-drives to perform compli-
cated tasks by executing digital control algorithms stored 
in their memory. Due to recent developments in 
semiconductor manufacturing technology, many of the soph-
isticated control techniques now available have become econ-
omic with the application of microprocessors [21]. Both 
8-bit and 16-bit microprocessors are widely used in 
industry. In the work described in the thesis a 16-bit 
device was used in order to achieve the required high accu-
racy. Considerations of the capability, hardware structure, 
software compatibility, and equipment availability led to 
the use of an Intel 8086 for the present project. 
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8.5.1 INTRODUCTION OF 8086 
The 8086 family was first made available by INTEL in 1978. 
It rapidly became popular, not only because it was the first 
16-bit microprocessor but also because it contains features 
which made it attractive for many applications. It has 
16-bit internal and external data paths, one megabyte of 
memory address space 2 20 and a separate 64k byte 2 16 I/0 
address space. 
Many features 
(the 8080), and 
with the 8080. 
of the 8086 are derived from its predecessor 
the 8086 maintains software compatibility 
It is not difficult to translate an 8080 
assembly language program into an equivalent 8086 program. 
The 8086 is easy to use in multiprocessor systems because of 
its bus-locking capabilities. It is also well suited for 
operation with a eo-processor. 
The architecture of the 8086 has new elements not found in 
8-bit processors. The processor can be divided into two 
concurrent working parts-the execution unit and the bus 
interface unit-with communication to external devices being 
fully organized by the bus interface unit. 
The 8086 addresses the one megabyte memory in a rather 
unusual way; the CPU itself operates on "logical" address in 
a 64k range but the bus interface unit translates these 
"logical" addresses into 20-bit "physical" addresses which 
appear on the external bus. 
The 8086 device may be used in two configurations, called 
respectively minimum mode and maximum mode. The minimum 
mode 8086 is for small to medium single CPU systems. Its 
system architecture is directed at satisfying the require-
ments of the lower to middle segment of high performance 
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16-bit applications. The maximum mode extends the system 
architecture to support multiprocessor configurations, and 
local instruction set extension processors (eo-processors). 
8.5.2 IMPLEMENTATION OF THE 8086 MICROCONTROLLER 
The hardware configuration for the closed-loop DC drive 
system is shown in Fig 8.25, where the box with intermittent 
lines represent the software functions of the microcomputer. 
The demand speed/position is set by the interface circuit 
discussed in section 8.4.6. A speed/position switch indi-
cates either position and speed control or speed control 
alone, and the forward/reverse switch shows the required 
direction of motor rotation. The start/stop switch enables 
the operator to stop the motor at any time. 
The speed and position feedback signals, which are 
obtained from the measurement circuit of section 8.4, are 
interfaced with the microcomputer via the input port. The 
sign bit produced by the speed monitor, which indicates the 
direction of rotation, is also applied to the microcomputer 
via the input port. 
The output port carries a 16-bit binary number which indi-
cates the pulse width of the PWM signal. This signal is 
applied to the PWM generator, which generates the PWM signal 
of the required pulse width. 
8.5.2.1 SYSTEM CLOCK 
The 8086 microprocessor requires an external clock signal 
.with a frequency of 5 MHz. An optimum 33% duty cycle clock, 
with the required voltage levels and transition times, can 
be obtained using the 8284 clock generator of Fig 8.26. 
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Either an external frequency source or a series resonant 
crystal may drive the 8284. A 15MHz crystal is used in the 
project. 
There are three frequency outputs from the 8284 clock gen-
erator; the system clock CLK which runs at one-third of the 
crystal frequency and is used to drive the CPU; the 
oscillator frequency OSC which equals the crystal frequency 
and a peripheral clock that runs at one half the CPU clock 
frequency. 
8.5.2.2 ADDRESS LATCH CIRCUIT 
Since the 8086 uses a multiplexed data/address bus, 
address latches must be used to memorize the address when 
the processor sends data out through the same shared 
address/data bus. The 8282 latch is a ideal chip to separ-
ate the address from the shared address/data bus (Fig 8.27). 
To achieve this, the processor sends a signal on the ALE 
(Address-Latch-Enable) pin, as a notification that it is 
outputing an address on the shared address/data bus. This 
signal is then placed on one of the 8282 pins, called the 
STB pin, to enable the chip and thereby to memorise the 
address. 
8.5.2.3 DATA AMPLIFICATION 
Although there is normally no need to latch the data, the 
that it processor is limited in the number 
can drive. This limitation may be 
amplifier, which receives the data 
of peripherals 
overcome using a data 
and after amplification 
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transmits it to the required peripherals. The amplifier 
must be bidirectional, to enable data to flow from the pro-
cessor to the rest of the system and vice versa. 
The 8086 family includes the 8286 chip, which is a trans-
ceiver, with eight pins that serve for data input and 
another eight for data output. The transceiver can however 
interchange the roles of the two sets of pins, so that data 
can pass in either direction. The chip has two control pins 
OE and T, the former being used to indicate data flow 
through, while the T pin controls the direction in which 
data is transmitted. 
Fig 8.28 shows the connection between the 8086 processor, 
the 8282 address latches and the 8286 transceivers. 
8.5.2.4 MEMORY UNITS 
The microprocessor controller uses EPROM memory to store 
the program and RAM memory to store the data generated by 
operation of the microprocessor. 
Based on the size and nature of the program, a 4k ROM, lk 
RAM should be adequate. However, since the cost of high-
memory capacity is almost the same as that of a low-memory 
unit there is a tendancy to build large memory units. At 
the time the controller was built, there was a shortage of 
4k(or below) EPROM and RAM, so that the 8k x 8-bit EPROM 
27C64 and 8k x 8-bit RAM 6264 were used. 
When the microprocessor selects a memory chip, the read or 
write operation must be completed before the read or write 
signal disappears from the microprocessor and, in this 
respect, the chip access time is very important. Both EPROM 
and RAM were chosen with 150ns access time. 
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Care is also necessary when enabling the memory chips. If 
several logic gates are connected in series, there will be 
considerable extra delay, which might make the memory access 
time much longer than 150ns and cause a failure of the sys-
tem timing. 
Since a 16-bit memory is required, two 2764 chips are 
combined to form a 8Kxl6bit ROM, and two 6264 chips are com-
bined to form a 8Kxl6bit RAM, as shown in Fig 8.29. 
8.5.2.5 PROGRAMMABLE INTERVAL TIMER 
The 8253 timer used with the Intel microcomputer system 
has three independent programmable counters. Each counter 
has 6 modes to select fromJ which can also be cascaded to 
enable counting up to 2 18 • 
As shown in Fig 8.30, counters 0 and 1 are cascaded to 
create a pulse repetition rate of 12 ms duration. The 
counters are loaded with a corresponding 16-bit number, 
which is decremented at a rate controlled by the clock fre-
quency of the counter. When the count reaches zero, the 
output of counter 1 is raised to a high level(mode 0). This 
generates an interrupt signal to inform the processor that a 
new speed/position sample is ready and is appropriately 
called the sampling clock. The high level is maintained for 
35~s, as set by software, before the counters are loaded 
again and a new count started. 
A logically inverted version of the sampling clock G1 is 
used as a gating signal in the speed monitor circuit 
described previously in section 8.4. 
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Counter 2 is programmed as a square-wave generator. The 
output signal G2 is used as a gating signal for the DISPLAY 
discussed in section 8.4.5. 
The maximum frequency that can be applied to the CLK pins 
of the 8253 counters is 2 MHz, so the 15MHz clock signal 
from the clock generator 8284 is divided by 8 using counter 
(74HCT160) to provide a 1.875 MHz clock frequency to CLK 0 
of the 8253 timer. 
8.5.2.6 PROGRAMMABLE PERIPHERAL INTERFACE 
Input/output interface circuits are required to enable the 
control system to communicate externally. The Intel 8255 
can be used as a programmable I/0 component to interface 
equipment to the microcomputer system bus. The functional 
configuration of the 8255A is programmable by the system 
software, so that no external logic is normally necessary to 
interface peripheral devices or structures. 
The 8255A chip has 24 I/0 pins, which can be individually 
programmed in 3 groups·of 8 and used in 3 major modes of 
operation. The three groups of 8 pins form three 8-bit 
Input or Output ports. In the case of the 16-bit microcom-
puter, two chips are combined to form three 16-bit 
Input/Output ports. As shown in Fig 8.31(a), ports A and B 
are programmed as Input ports, using port A for the demand 
speed and port B for the feedback speed. Port C is an Out-
put port, which provides a 16-bit number representing the 
pulse width to the PWM signal generator. 
Another set of 8-bit I/0 ports (8212 chips) are used to 
provide a further 16-bit Input port for position feedback. 
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Since the 8212 chip contains an 8-bit latch as well as a 
3-state output buffer no extra latches are needed, and the 
data from the position counter can be applied directly to 
the chips and latched. The latched data will not appear at 
the data bus until a signal is output by the microprocessor 
to enable it. 
The actual connection of the chips is shown in Fig 
8.31(b). 
8.5.2.7 PROGRAMMABLE INTERRUPT CONTROLLER 
Microcomputer system design requires that I/0 devices, 
displays, sensors and commands such as emergency stop 
receive service in an efficient way, in order that a large 
proportion of the total system tasks can be undertaken by 
the microcomputer with little or no effect on the through-
put. Any desirable method of servicing such devices will 
allow the microprocessor to execute its main program, and 
only stop to service peripheral devices when it is 
instructed to do so by the device itself. In effect, the 
method provides an external asynchronous input that informs 
the processor that it should complete whatever instructions 
are currently being executed, and calls a new routine that 
will service the requesting device. Once this servicing is 
complete the processor will resume its previous tasks 
exactly where it left off. This method is called interrupt, 
in which a programmable interrupt controller(PIC) is used to 
function as an overall manager in an Interrupt-Driven system 
environment, as shown in Fig 8.32. 
In this thesis, a PIC 8259 is programmed to operate in the 
fully nested mode, in which the interrupt requests are 
ordered in priorities from 0 to 7. It will be seen from Fig 
8.33 that the highest priority of interrupt request IRO is 
the emergency stop. If there is a stop signal, the PIC 
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immediately sends an interrupt signal to the microprocessor. 
The microprocessor then stops its main program and executes 
the stop subroutine, which in turn stops the motor drive. 
The next interrupt request priority goes to the overcurrent 
protection. When an overcurrent interrupt request is 
received, the microprocessor forwards an inhibit signal to 
all the PWM drive signals, so as to cause the motor to stop. 
The sampling request is connected to IR2, with a priority 
next to that of overcurrent protection. On receipt of this 
request, the PIC sends a interrupt signal to the micropro-
cessor, with an address which indicates the location of the 
sampling subroutine in the program. The microprocessor then 
begins to execute the sampling precedure. 
8.5.2.8 INTERFACING THE 8086 CPU WITH MEMORY AND I/0 DEVICES 
The 8086 microprocessor can communicate with both standard 
semiconductor memory components and Input/Output devices. 
The latter may be addressed by isolated I/0 architecture, 
which separates the memory address space from the I/0 
address space and uses a conceptually simple transfer tech-
nique to or from the accumulator. Such an architecture is 
easy to understand, since I/0 devices communicate only with 
the accumulator using the IN or OUT instructions. In addi-
tion, the full memory address space of 64K is unaffected by 
the I/0 devices addressing due to their separation. The I/0 
ports may therefore be addressed from 0-256, which can be 
specified directly in the IN/OUT instructions, despite the 
same addresses being used in memory. For these reasons, an 
isolated I/0 architecture is used in this 8086 system. An 
alternative form of I/0 addressing is the Memory Mapped 
Input/Output. By assigning an area of memory address space, 
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the Input/Output can be manipulated with the same instruc-
tion used to manipulate memory locations. The advantage of 
this method is that it can achieve a significant increase in 
the overall speed of execution. 
Fig 8.34 shows the memory and I/0 maps and the chip 
selecting circuit . The 74139 is a high speed 3-to-8 binary 
decoder which accepts 3-bit binary code and, by gating this 
input, creates an exclusive output that represents the value 
of the input code. The 10/M pin indicates whether or not 
it is to address either the memory or the I/0 devices. The 
BHE indicates whether 16-bit or 8-bit data is required. A 0 
and BHE are combined to ensure the even address of RAM. 
8.5.3 SOFTWARE DESIGN 
The software consists of several routines, and is respon-
sible for the following tasks: 
a) Reserving memory space for initial values and 
constants. 
b) Programming the microcomputer peripheral chips. 
c) Loading the interrupt vector table. 
d) Sampling the actual and the demand position/speed. 
e) Calculating the converter duty cycle. 
f) BCD-to-Binary conversion. 
g) Over-current protection. 
h) Emergency stop. 
The overall aim of the software is to bring the actual 
position of the motor to the demand value as rapidly as 
possible, with both speed and maximum current being kept 
under control. 
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Tasks(a) to (c) can clearly be included in an initialisa-
tion process, as part of the main routine executed at the 
beginning of the program. Task(d) has a periodic nature and 
occurs only when a position/speed sample is ready. It can 
thus be kept under the control of an external timer acting 
as a sampling clock, which informs the CPU via an interrupt 
that a new position/speed sampling is ready. The micropro-
cessor is predominantly occupied in performing task(e), 
which acts as the PID controller. 
Since the demand position/speed is in the form of BCD 
-
code, task(f) converts the BCD code into the Binary form in 
order to simplify the calculation. 
Task(g) prevents the armature current from exceeding a 
pre-determined limit, by controlling the converter duty 
cycle and thus reducing the output voltage should this be 
necessary. It is also appropriate to control the maximum 
current to a level that the converter semiconductor switches 
can withstand. If the current attempts to exceed this 
limit, the CPU is informed through its interrupt and 
executes an emergency stop by inhibiting the gate drive sig-
nal. 
The purpose of task(h) is to stop the motor when required. 
To achieve this, a drive signal with a 50% duty cycle is 
output to provide zero output voltage to the armature. 
The simplified block diagram of Fig 8.35 shows that the 
main tasks considered above are perfomed by four routines, 
namely POWER-UP, OVERCURRENT, STOP and CONTROL-ALGM, each 
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of which has its own structural nature and includes 
specially designed subroutines. The routine POWER-UP esta-
blishes the initial conditions for the control system and 
ensures that the motor remains stationary, before setting 
the demand position/speed and programming the peripheral 
chips. The routine OVERCURRENT is initiated by interrupting 
the microprocessor via the IR1 of the 8259 interrupt con-
troller. It serves to prevent overcurrent, as required by 
task(g) above. 
Tasks(d), (e) and (f) are performed jointly by CONTROL-
ALGM, which is started by the sampling clock interrupting 
the processor via IR2 of 8259. In addition to sampling the 
position and speed, CONTROL-ALGM converts these to binary 
code through a BCD-to-Binary conversion subroutine and 
determines the.converter duty cycle by comparing the demand 
value with the actual value and processing the result by the 
PID algorithm. The STOP routine is executed by sending an 
interrupt request through IRO to the CPU to set the duty 
cycle to 50%. 
8.5.3.1 POWER-UP ROUTINE 
When the power supply activates the microcomputer the pro-
cessor is reset and automatically loaded with addresses 
FFFFFH, where a JUMP instruction causes the CPU to go to the 
,start address of the POWER-UP routine. The flow chart for 
this routine shown in Fig 8.36 starts with an initialization 
process, which includes reserving memory space for initial 
values and constants, loading the vector table which stores 
the start addresses of the interrupt subroutines, progamming 
the PP! 8255 chip (to assign Port A and Port B as Input 
ports, and Port C as an Output port) and the Timer 8253 chip 
(to assign Timer 0 and Timer 2 to operate in mode 3, with 
Timer 1 in mode 0). The program then clears the interrupt 
flag to halt any interrupt request before receiving a START 
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command. To keep the motor at stand-still, a 50% duty cycle 
signal is output from the controller. After this, the pro-
cessor checks the START/STOP flag. If it is START, the 
sampling period is loaded into Timer 1 to start counting 
down. The interrupt flag is enabled and the processor 
enters a WAIT state until it receives any interrupt 
requests. If it is STOP, the program keeps the motor at 
stand-still and re-checks the START/STOP status. 
8.5.3.2 OVERCURRENT ROUTINE 
This routine is executed when the armature current exceeds 
the preset maximum value. As can be seen from Fig 8.37, the 
routine begins by inhibiting any interrupt request, before 
resetting the PC 1s pin of Port C. This logic 0 of PC 1s 
together with the converter gate drive signals are applied 
to AND gates so that all gate signals are inhibited. The 
motor is then stopped and remains stationary until the pro-
--cesser is reset. 
8.5.3.3 STOP ROUTINE 
Fig 8.38 shows the flowchart for the STOP routine, which 
is the highest priority interrupt subroutine and conse-
quently allows the operator to stop the motor immediately. 
As with the OVERCURRENT routine, it first disables the 
interrupt request before sending a 50% duty cycle signal 
through Port C to stop the motor. The processor continues 
to check the START/STOP status and, upon receiving a START 
command, the program returns to the main program and waits 
for the next sample. 
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8.5.3.4 CONTROL-ALGM ROUTINE 
CONTROL-ALGM is the IR2 interrupt service routine which 
performs the tasks of sampling the position/speed and calcu-
lating the converter duty cycle. It also limits the arma-
ture current to below the rated value. 
The flowchart for the CONTROL-ALGM routine in Fig 8.39 
shows that the routine first calls the DELAY subroutine, 
which gives a 35~s delay before restarting the sample period 
counting. This delay causes the output of Timer 1 to remain 
high for approximately SO~s (35~s plus 15~s consumed in 
calling the CONTROL-ALGM interrupt subroutine). Inversion 
of this output (defined as Gl in Section 8.4.3) is used as 
the gating signal for speed sampling. The SO~s duration 
used for storing and resetting related chips was discussed 
in detail in Section 8.4~4. The processor then loads Timer! 
with the sampling period and automatically starts to count 
again. Af r the feedback peed has been input, the pro-
cessor ch~cks its D 14 bit, which is used as an overcurrent 
flag. If D 14=1 the armature current exceeds the rated 
value. In this case the current control loop is closed, as 
shown in Fig 8.12 (details of the current limit protection 
were discussed in Sections 8.3.3.3 and 8.3.3.4). After 
this, the processor checks the POSITION/SPEED flag D13 • If 
D 13=0, the reference data from Port B is the demand speed 
and the processor is in the speed control mode. Conversely, 
if D 13=1 the reference data at Port B is the demand position 
and the processor is in the position control mode. ~t 
initially executes position control by inputing both demand 
and feedback positions. Since the demand position is in the 
form of a BCD code, it is first converted into binary code 
by calling the BCD-to-Binary Conversion Subroutine. The 
error between demand and feedback positions is sent to the 
PD controller discussed in detail in the next section. The 
resultant output of the position controller is used as a 
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speed reference in the speed controller where, in order to 
ensure a soft-start, the processor first checks that the 
motor is stationary . If so the maximum speed reference is 
set at 50 rpm, and the error between the reference and the 
actual speed is applied to the PID controller described 
below. The output of the PID controller is converted into 
the correct duty cycle by Control Algorithm 3, described 
previously in Section 8.3.3.4. The result is output through 
Port C to the PWM gate pulse generator shown in Fig 8.24. 
Finally the processor ~bles all interrup~~ and 
returns to the main program to wait for next sampling 
period. 
8.5.3.5 CONTROL ALGORITHMS 
The control algorithms described in section 8.3.3.4 are 
employed in the CONTROL-ALGM subroutine. Fig 8.40(a) shows 
the flowchart of control algorithm l(PD controller). The 
processor first sets the position error limit at 10 revol-
utions. If this is exceeded, the PD controller saturates 
and the motor runs at the preset maximum speed. From the 
current error en and the previous error e._ 1 , the speed ref-
erence Xdm is calculated through the PD controller, as dis-
cussed in Section 8.3.3.4. 
Fig 8.40(b) shows the flowchart of Control Algorithm 2. 
The error between Xdm and the actual speed Xn is applied to 
the integrator and the processor then considers the current 
limit. If there is overcurrent(Cl is set), the absolute 
value of the integrator In is reduced by one step Cl. The 
error between Xdm and Xn is amplified by the proportional 
gain Kpwt with the result being added to that of the Inte-
grator In. There is a upper and lower limit for the output 
of the PID Controller v. which will determine the maximum 
and minimum duty cycle in control algorithm 3. 
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The flowchart for control algorithm 3 is shown in Fig 
B.40(c). As described in Section 8.3.3.4, four different 
formulae are used to calculate the duty cycle, depending on 
which region v. is in. The final result, which represents 
duty cycle will be output to a pulse generator to generate 
the required converter duty cycle. 
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CHAPTER 9 EXPERIMENTAL STUDIES 
This chapter discusses the experimental performance of the 
DC-to-DC converter, the microcontroller and the closed-loop 
DC drive system. Comparisons are made between practical and 
theoretically predicted results. 
9.1 DC-to-DC CONVERTER PERFORMANCE 
A photograph of the prototype 4-quadrant converter is 
given in Fig 9.1(a), and a circuit diagram showing the power 
components in Fig 9.1(b). The converter output is loaded by 
a directly-coupled motor-generator set. 
Figs 9.2(a) and (b) show waveforms of the gate-drive volt-
ages tor the four switches S 1 - S 4 under forward and reverse 
operation respectively. It is seen that S 1 and S 3 are 
switched complementarily with S 2 and S 4 • 
Fig 9.3(a) and (b) illustrate the performance of the two 
bimos switches 5 1 and 5 2 , at maximum output voltage of +180V 
and -180V respectively. The voltage waveforms across the 
two switches show that a rapid switching speed is achieved, 
with switch-on and switch-off times of less than 1 ~s. If 
the on-time of S 1(tJ) exceeds that of S 2(t 2 ) 1 as in Fig 
9.3(a), the peak voltage across S 1, which is equal to the 
output voltage of the upper converter V, 11 exceeds that 
across S 21 which is equal to .the lower· converter output 
voltage V, 2 • On the other hand, if t 2 exceeds t 1,the peak 
voltage across S 2 exceeds that across S 11 as shown in Fig 
9.3(b). 
Fig 9.4 shows the effect of the switching duty cycle on 
the output voltage of the converter. When the duty cycle D 
(based on S 1) exceeds 50% V , 1 exceeds V , 2 and the overall 
output voltage (V.= V c1- V , 2) is positive. Conversely, if D 
~------------------------------------------------------------------------------------, 
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is less than 50%, Vo~ is less than Vcz and f/
0 
is negative. 
When D = 50% V et equals V cz and V o = 0. These results show 
good agreement with the theoretical predictions obtained by 
computer simulation in chapter 5. 
The converter output voltage ripple 
for an output voltage of about 180V. 
is shown in Fig 9.5, 
The ripple voltage 
<">V o "'51/ is less than the design maximum of 10% of the out-
put voltage. 
Fig 9.6 shows the inductor current waveform IL 1 , the drive 
signal and the voltage across the switch 5 1 and the output 
voltage f/ 0 • It can be seen that when the drive signal goes 
high, the switch closes and·the inductor current, which 
passes through the switch as discussed in chapter 3, ramps 
up. When the switch opens, the inductor current is diverted 
-· 
to charge the output capacitor and it ramps down until the 
switch is again turned on. 
9.2 CLOSED-LOOP OPERATION 
In the following sections various circuit waveforms are 
presented for the closed-loop system described in chapter a. 
9.2.1 CLOSED-LOOP CIRCUIT WAVEFORMS 
A photograph of the experimental closed-loop system 
appears in Fig 9.7. The system comprises the microcon-
troller board and the measuring and interface board. 
Fig 9.8 illustrates the operation of the direction detec-
tion circuit described in section 8.4.2. Fig 9.8(a) shows 
the shaft encoder outputs A and B for forward rotation, with 
A lagging B by 90°. Signal Q, provided by the direction 
detection circuit, is similar to B for forward operation 
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and, since it results in logic 0 at the output of the direc-
tion detection circuit, it confirms the pulse sequence of 
Fig 8.18(a). Fig 9.8(b) shows corresponding waveforms for 
reverse rotation, with output A now leading output B by 90°. 
Signal Q is similar to A, which results in a logic 1 output 
from the direction detection circuit and again confirms the 
pulse sequence of fig.8.18(b). 
Fig 9.9 shows waveforms for the encoder output interface 
circuit discussed in section 8.4.1, in which the shaft 
encoder output frequency is quadrupled. The two upper 
traces show the encoder outputs A and B, from which the 
double-frequency signal of the third trace is obtained as 
the output signal X from the exclusive-OR gate of the cir-
cuit of Fig 8.16. The frequency is again doubled within 
this circuit to provide the signal shown in the lowest 
trace. 
The gating signals for the binary counters of the speed 
measurement circuit and the BCD counter of the display 
driver are shown in Fig 9.10. These are generated using the 
clock circuit formed by the Programmable Timer 8253 of Fig 
8.19. The signal G1 for the binary counter has a count-du-
ration of 12 ms and a hold-duration of about 50~s, with G2 
providing the BCD counter with a similar count-duration of 
12 ms but a longer hold-duration of about 1s. 
The high-to-low transition of G1 generates a sampling 
request signal to the microprocessor through the interrupter 
controller every 12ms. This sampling request signal should 
last sufficiently long to be acknowledged by the micropro-
cessor, and this is set at 50~s by the software. 
The binary counter waveforms for the motor speed detection 
circuit are presented in Figs 9.11 and 9.12. As explained 
in Section 8.4.4, the store pulse used to update the 
' 
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D-latches of Fig 8.20(a) is generated at the end of the gat-
ing signal, as shown in trace 2 of Fig 9.11. The counter 
reset pulse is generated at the end of the store pulse 
duration, in accordance with the pulse sequence shown in Fig 
8.20(b). The interfaced encoder output pulses and the 
binary gating signal are shown in Fig 9.12. These two sig-
nals provide the gated input to the counter circuit, as dis-
cussed in Section 8.4.4. 
Fig 9.13 shows the binary counter waveforms for the motor 
position detection circuit. If the motor is rotating in the 
forward direction, the direction detection signal D is low 
and a count-up input pulse is obtained which increments the 
position counter. If the rotor direction is reversed, the 
direction detection signal D becomes high, and the count-
down pulse then obtained decrements the position counter. 
9.2.2 DRIVE SYSTEM RESPONSE WITH CLOSED-LOOP CONTROL 
This section is concerned with the dynamic performance of 
the closed-loop drive system. 
The experimental DC motor is coupled to a DC generator 
which acts as a load. The field windings of the two 
machines are supplied at 240V DC, and a 100D variable resis-
tor is connected to the generator armature terminals. 
Two D/A converters are used to provide analogue speed and 
position information and the motor armature current is 
measured using a Hall-effect current sensor. 
9.2.2.1 SYSTEM RESPONSE TO SPEED DEMAND 
Figs 9.14(a) and (b) show respectively the experimental 
drive response from standstill to a forward speed of 1000 
rpm and also regenerative braking of the motor from this 
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speed to standstill. Predicted results for the same two 
conditions are given in Fig 9.15. It can be seen in Fig 
9.14(a) that, when the motor is energised, there is an 
initial surge of armature current. The motor accelerates 
towards the demand speed, which it reaches without any over-
shoot, and the armature current drops to the value needed to 
maintain the demand speed. 
To stop the motor, the switch duty cycle is reduced to 
50%, causing the armature voltage to fall to zero. The 
armature current reverses as shown in Fig 9.14(b), providing 
a braking torque which, together with the load torque, 
rapidly decelerates the rotor to standstill. During this 
period, power is returned via the converter to the supply 
and regenerative operation is achieved. The predicted 
results in Figs 9.15(a) and (b) are in general agreement 
with the experimental results. 
The drive response for reverse operation in Figs 9.16(a) 
and (b) provides results corresponding to those of Fig 9.14. 
Fig 9.16(a) shows the response from stand-still to a reverse 
speed of 1000rpm and Fig 9.16(b) that from a reverse speed 
of 1000rpm to stand-still. 
Fig 9.17 shows the motor response to a change in direc-
tion. With the duty cycle changing between 80% and 20%, the 
armature voltage changes from positive to negative and back 
to positive, as does the armature current and speed. A 
fast, stable and accurate response is thus once again demon-
strated. Predicted result of the drive response from for-
ward to reverse operation given in Fig 9.18 are in generally 
good agreement with the experiment results. 
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9.2.2.2 SYSTEM RESPONSE TO POSITION DEMAND 
Fig 9.19 illustrate the drive response to a position 
demand in terms of the number of revolutions, which is set 
at 100. As described in section 8.5.3.5, the initial posi-
tion error ~8(=100) is sent to the position PD controller. 
Since it exceeds the error limit, which is preset at 10 
revolutions, the controller saturates and a maximum speed 
reference is applied to the speed controller. The motor 
runs at maximum speed until the position error becomes less 
than 10 revolutions, when the PD controller becomes active. 
The motor speed gradually reduces, following the decrease in 
the position error, and eventually stops when the demand 
position is reached. 
9.2.2.3 SYSTEM RESPONSE TO LOAD VARIATION 
If a change occurs in the load, the dynamic properties of 
fast response and good stability are required. To illus-
trate these for the experimental drive, Fig 9.20(a) shows 
the response following an increase in the load current 
produced by a sudden increase of the load on the generator. 
The initial speed drop is followed by a rise in armature 
current, to increase the motor torque and return the motor 
to the demand speed. As can be seen, the dynamic variation 
of speed is quite small and the recovery time is short. 
This very desirable property is also evident in Fig 9.20(b), 
which illustrates the case when the generator load is 
suddenly reduced. The initial rise in speed is followed by a 
fall in armature current to reduce the motor torque as the 
motor decelerates to the demand speed. The predicted 
results for the system response in Fig 9.21 are again very 
similar to the corresponding practical results. 
FCg 9. 1(o) The Protot~pe 1- Quodront OC ;OC Converter 
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FLg 9.2 Gate Drtve PuLse Sequence 
(a) Forward Dtrecttan 
(b) Reverse Dtrectton 
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Ftg 9.4 The Effect Of Duty Cycle On Output Voltage 
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CHAPTER 10 CONCLUSIONS 
This thesis has described a new topology of 4-quadrant 
switched-mode DC-to-DC converter and its successful applica-
tion to a 1.2kW microprocessor-controlled DC serve drive. 
To meet the demand of high-power battery-operated DC 
variable-speed drives and switched-mode power supplies, this 
novel converter has been designed to be capable of providing 
a substantial step up of voltage and of varying its output 
continuously between maximum voltage in both forward and 
reverse directions. 
Since the development is based on the existing boost con-
verter, through the complementary operation of two symmetri-
cally arranged units, it is cost-effective and possesses all 
the major advantages of the basic DC-to-DC converters, 
including an excellent dynamic performance and a high effi-
ciency. Both features arise since the power translation is 
accomplished through ideally non-dissipative inductive and 
capacitive components, leaving only parasitic resistance and 
non-ideal switches contributing to the total power loss. 
The steady-state and dynamic performance of the new con-
verter was examined extensively using mathematical model-
ling. A complete linealised mathematical model has been 
developed, and input-to-output and duty cycle-to-output 
transfer functions were derived using the State-space Aver-
age Method. 
In the practical implementation of the converter, efforts 
were made to maximise the efficiency and minimise the over-
all size, on which the switching frequency has a major 
effect. Computer simulation revealed that, for the 1.2kW 
converter considered in the thesis the optimal frequency is 
between 30 to 40kHz. 
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Both theoretical and practical investigations have shown 
that the switching speed and the rating of the power semi-
conductor devices are the main factors limiting the output 
power of switched-mode power converters. To make full use 
of existing devices, hybrid arrangements, which combine 
beneficial characteristics and overcome undesirable fea-
tures, are an effective and economic way of increasing both 
the switching frequency and the power rating. In this 
thesis, power mosfets and power bipolar transistors are cas-
caded to form switching devices (Mos-Gated-Bimos), in which 
the high switching speed of mosfets and the high power 
rating of bipolar transistors are combined. It is believed 
that this merging of the different existing transistor tech-
nologies represents an important trend in the development of 
power semiconductors. 
The microprocessor-controlled DC servo system implemented 
using the new converter is completely digital and does not 
involve either anologue-to-digital or digital-to-analogue 
conversion, thereby eliminating any inaccuracies associated 
with analogue circuits. This advantage is enhanced by the 
use of a 8086 microprocessor-based microcontroller, which 
has a capacity of 8K of 16 bits ROM, 8K of 16 bits RAM, 4 of 
16 bits I/0 ports and 8 interrupt requests, together with PD 
and PID control algorithms, a current limit algorithm and a 
duty cycle control algorithm. It increases the system ver-
satility and also realizes with great flexibility a number 
of control functions that are otherwise difficult to 
achieve. 
The closed-loop control system described in the thesis 
enables the motor shaft position and speed to be precisely 
controlled, and the motor armature current of the controlled 
motor to be limited to a maximum value without the need for 
a separate current feedback loop. 
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Since the duty cycle-to-output voltage transfer function 
obtained for the converter contains a right half-plane zero, 
it possesses a potential instability in closed-loop oper-
ation. The control gain coefficients of the PO and PID con-
trol algorithms within the microcontroller were tuned, such 
that the offending zero was cancelled and the system 
achieved high accuracy, fast response and good stability. 
Due to the rapid operation of the microprocessor, the 
current-limit algorithm effectively prevented the armature 
current from exceeding its rated value. The duty cycle con-
trol algorithm ensured that the duty cycle accurately 
tracked changes in the motor speed, in both the high-speed 
and low-speed regions. 
The experimental and theoretical studies presented in the 
thesis indicate that the new converter is potentially a low 
cost and high efficienty drive unit, with full digital con-
trol and a superior 4-quadrant buck/boost operation. The 
theoretical and practical results presented respectively in 
Chapter 5 and Chapter 9 show generally good agreement for 
all the cases where the motor runs within the different 
quadrants and under different load conditions. 
SUGGESTIONS FOR FURTHER WORK 
Further research needs to be directed towards increasing 
the output power of the converter and this may be achieved 
by using more advanced semiconductor switches and/or by 
changing the structure of the converter circuit. 
The Mos-Gated Bimos switch which was used is the result of 
combining two mosfets with one bipolar transistor. When 
high currents are switched with a high rate-of-change a 
high-voltage spike is often generated due to the stray 
inductance of the connection lead between the transistors. 
This gives rise to a difficulty in the protection circuit 
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design and limits the switched current level to below the 
rated value for the switch. The recently developed IGBT 
(Isolated-Gate Bipolar Transistor) however integrates the 
three transistors and protection circuit into one package 
such that internal inductance is eliminated and no voltage 
spike appears across the switch. As a result, the switched 
current may be increased up to the rated value of the 
devices and, with further development, the IGBT could 
replace the discrete bimos switch and lead to a converter 
with higher output power. 
The development of SIT (Static Induction Transistor) 
devices also makes it possible to increase the converter 
power to tens of kilowatts, with switching frequencies up to 
about 100kHz without substantial increase in switching loss. 
The main drawback of the present converter is that the 
switches have to withstand high peak currents and voltage. 
The structure of the converter circuit could be modified to 
reduce the currents and voltages handled by the switches, 
with the inductors in the converter circuit being replaced 
by transformers to isolate the input and output circuits. 
The switches would then need to handle either low-current 
and high-voltage or vice versa, and the output power of the 
converter could be increased without increasing the power 
rating of the semiconductor switches. 
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APPENDIX I SWITCH POWER LOSSES 
The current and voltage waveforms for mosfet IRFP450 under 
full load condition are shown in Fig 6.14(c), in which, 
VD= 200V 
D=0.94, 
tswn = 62ns 
I D(auo) = 8.6 A 
18 =11A. 
p =V vl Aiswnj = 7 68 W ./ swn 2 • !/ 
p =lsVvlswfj= 4 B4W/ swf 2 ' 
=DV sat/ D(sau) 
=24.3W 
t,w1 =110ns 
P tot= P swf + P swn + P con= 24~33 + 7 .68+ 4.84 = 36.8SW 
The current and voltage waveforms for the IRFZ42 are shown 
in fig 6.14(b), in which 
V' 0 =30V t,w1 = 195ns tswn=85ns 
/A'=31A 
18 '=55A 
/' + /' 
/'D(aue)= A2 8=43A 
Since two IRFZ42 are connected in parallel, 
R DS(on) = 0.035/2 = 0.0 175.Q 
p = /' A V 'D t swn J =c/?J' , t:,"io 
swn \ 2 • "" \ , 
' I 
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/' V' t p = 8 D swf J = 2 51 W 
swf 2 ' 
p con= I '~R DS(on)D = l9.5W 
P lol = P swf + P swn + P con= 23.24 W 
For BUS14, as shown in Fig 6.14(a), 
I A"= 24.8A I "= 44A B 
I c(auo) = 34.4 A, V.a,= l.5V 
VC= 200V tswn= lOOns 
I "V t / p _ A c swnf _lOW 
swn 2 · 
I "V t p = B c swf/= 29 3 W 
swf 6 ' 
plol = p swf + p swn + P con= 86.25W 
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APPENDIX II FLUX FRINGING EFFECT 
As discussed in chapter 6, the effective airgap cross-sec-
tional area of a gapped ferrite core is greater than the 
physical dimensions, due to the fringe flux. For the core 
chosen, the additional pole face areas labelled E and F in 
Fig 6.7(a), can be calculated according to the curves shown 
in Fig 6.7(b), in which 
X = H + W/2 = 69 mm 
g =Air gap length= 2 .5mm 
2 
~=27.6 
g 
From curve (a) 
A-=2. 6 
area E = 17 x2.6 = 44.2mm 2 
and C=l3, C/g=5.2 
so that from curve (b) 
A.=l.l 
area F = 68.5mm 2 
the effective cross-sectional area is therefore 
A/= 2£+ F+ A 1 = 372.5mm 2 
APPENDIX III CAlCULATION OF VOLTAGE GAIN 
IN THE DISCONTINUOUS MODE 
1. BUCK CONVERTER 
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Fig 3.4 shows the buck conveter waveforms for discontinu-
ous mode of operation. Consideration of the balance of the 
voltage-time integral of the inductor voltage VL gives 
Since 
where 
I L(av) ~ I o + I c 
I l.(av) is the average inductor current 
I o is average load current 
I, is average capacitor current 
Thus I L(av) may be calculated as 
I (f''l . J.''.'2 ( @-t ) ) f L(av) ~ T- ;tj;dt + / b I - --1 dt 
s 0 tl tl t2 
and the average load current 
vo I~-
o R 
(11.1) 
The average capacitor current I, at steady state is zero. 
so, 
or 
It follows from equations (11.1) and (11.2), 
since 
-----~-----
---- -...., 
-.,\ 
V .t I 2T.V o 
--= 
I •R 
L 
'(=--
RT. 
v. M=-
Vs 
so, 2 D2 D2 
M +-M--=0 2-c 2-c 
or 2 
M = -l-+-~r=i=+=8=-c=/=D=::2 
2 BOOST CONVERTER 
t, 
D=-
T. 
Fig 3.7 shows the discontinuous mode waveforms of the 
boost converter. Consideration of the balance of the 
voltage-time integral of the inductor voltage VL gives 
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( 11.2) 
Since I D(av) =I o +I c 
where I D(av> is average diode current 
I D(av) may be calculated as 
If,,.,, ( t-t,) 
I D(av) = 
1
--:- I 0 I - -- dl 
s t 1 l2 
and the average load current 
vo I=-
• R 
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(ll.3) 
the average capacitor current le at steady state is zero. 
so, I o t 2 V o 
--=-2T, R 
or 
It follows from equations (11.3) and (11.4) that 
since 
V,t 1 2T,V 0 
v0-v. 1R 
V ,t 1 lo=-L-, 
(11.4) 
L 
·c=--
RT, 
· Vo M=-V, 
so, 2 D2 
M -M--=0 2,; 
l 
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t;QVF.L 4-CHADR!NT f'C/:lC CliOPPF.~ 
A Xu, J G Kettleborouqh and I R Smith 
Loughborough University of Technology, Electronic and 
Electrical Eng Dept, Loughborough, Leics, LEll 3TU, UK. 
The paper describes theoretical and 
experimental considerations of a novel 
4-quadrant PWM switched-mode de/de power 
converter. Computer si~ulations lead to an 
optimum switching frequency, which minimises the 
size of the circuit inductors while maintaining 
a high unit efficiency. From this basis, a 
40KHz 1.7 kW 28 V battery-supplied converter 
was desiqned and co:"t:;t::u::ted, usi:"lg MOS-gated 
BIMOS switchec; to achie·1e high power, high 
frequency operation. 
In the era of modern power electronics, it 
is essential that bulky dissipative methods of 
power processing need to be replaced by more 
efficient and space saving techniques. Switched-
mode de/de converters provide a highly efficient 
means of transforming power from one voltage 
l.eve"!l to another, with the most basic of thC' 
ll<O.ny circuit configurations which can produce 
this conversion at an adjustable voltage ratio, 
being the buck, boost and buck/boost configura-
t:ionc;; sho"'n in Fig.!. Other arrangements, ~uch a~· 
the flyback and forward converters, are derived 
fr.om thP.sP. {1 l . 
To date, de/de converters hi=I.VP. bP.P.n wiOP..ly 
.used in switched-mode power supplies, with low 
output voltage ~nd power lP.vP.ls And single-
quadrant operation. High power (greater than 
l !':'i'l) :::ingle quadrant boo!:t converter5 are howeve~ 
now being used in satellite power systems and 
similar applications. Although a ~·-quadrant 
ii··bridge chopper may be used for multi-quadrant 
nperation, this provides only step-down conve~sion 
while suffering from low e.~ficiency and harmonic 
tolerance. 
The paper cl.e:::cribe:: a ~-quz..d:::-c:.nt buck/boozt 
switched-mode converter •Nith a single battery 
po~n:~:-ed :::upp!.7, which ha::; mc:.ni" advantz..ge::; over 
the existing forms of con-..rerter. 
2. THE NEW CONVERTER 
V " 0 
V. , 
1 - D 
where the duty cycle 
D switch closure time 
If two 2-quadrant boost converters (Fig.2(a)) 
are parallelled symmetrically, as shown in 
Fig.2(b), a novel 4-quadrant converter capable of 
bi-directional voltaqe output is obtained. The 
main power. ~witches SW1 and SW2 nperate in a 
complementa~y mode. During time T1 switch SW1 is 
open, and the build-up of the current I1 stores 
energy in the inductor L 1 . During ~e~iorl 
T2=(T-T1l, SW1 is open and sw2 closed, and the 
energy stored pn>:viously .i..r. I,1 is released 
through the diode D1 to charge the capacitor C1 
to a voltage Vel· Similarly, the build-up of the 
current I2 stores energy in the inductor L2 which, 
at the commencement of the next duty cycle, is 
released through the diode D2 to charge the 
capacitor C2 to a voltage Vc2· If, now 
D= T1 and 0'=1-D= T2 , it follows that the capacito:::-
T T 
voltages are given by 
and Vc2 = l 
1-D' 
The voltage gain of the converter is 
K 20-1 
D (1-D) 
I 1) 
from which it can be deduced that variation of n 
between 0 and 1 enables the output voltage to be 
"!ither less than or greater than the input voltage 
and for the polarity of the output voltage to be 
reversed, as is clear from both Table 1 and the 
theoretical and experimental variations of voltage 
gain with duty c:•cle shown in Fig. 3. 
Four-quadrant operation of the new 
converter requires that the load current can be 
reversed, and this may be achieved by the 
introduction of the two extra switches SW3 and sw4 
shown in Fig.2 When Vc2 is raised so that it 
exceeds Vel• but the direction of th-e load current 
The output voltage V0 of tr.c conventionc.l 
boost converter of r'ig.l may ::,e adjusted by 
variatior. of the switching··duty cycl~. Thus, if 
Vi is the input voltage, the output voltage is 
556 remains unchanged, more energy is returned to the 
sources via SW3 than is removed via SW4 and 
regeneration is obtained. Fig.4 shows typical 
CH2721·'!iR9/0000·05% SI.OO 0 1989 IEEE 
vo 1 '.:age and current wave forms for the converter. 
'Y <oc VCI>VC2 
'" ' 
out>D !Vouti>IVInl 
Is-: j\0{2 ~c1>''c2 O<K<I 
' 
out>D lVouti<IVinl 
' . ' vcl·v,2 
,., 
' •0 M 
J;'> <~<I 
v,I<VC2 ·I<K<D v""t<o IVouti<IVinl 
~<o<';'s 
v,l<VC2 K<•l 
' " ~· jvouti>IVinl 
Ta~le 1: Effect of variation of duty cycle 
3. DESIGN CONSIDERATIONS 
A prototype converter has been designed and 
~onztructed to provide an output of 6.6 A at 
180 V from a 28 V supply. 
Initially, a computer simulation [4] was 
undertaken on the circuit of Pig.2(b} to 
Cetermine the optimum switching frequency, which 
ninimises both the physical size of the inductors 
and the total power loss in the circuit. At a 
.1.ow frequency a large inductance is required and 
the inductor loss is high. On the other hand, 
t.he switching loss is low at lo\<? frequency but 
increases with the frequency. The results of the 
simulation, recorded in Fig.S, establish that the 
~lost suitable switching frequency is around 
.t.Q kf:z. 
The peak voltages and currents handled by the 
power switches are 43 A and 250 V, and many 
transistors capable of handling this power level at 
the switching rates of 40 kHz are now available. 
However, in order to obtain an output at 180 V 
considerations of equations {1} show that 
or 
:m-1 
D(D-1) 
D = 0.87 
180 
28 
So that T1 = 21.75 ~s. T2 = 3.2Sus and SW2 has only 
about 3us to switch on and off in an ideal 
converter. In practice it is necessary to consider 
parasitic resistance in the circuit, in which case 
D may need to be increased to 0.95 to provide an 
output of 180 V, as shown in Fig.3(b), and SW2 must 
switch on and off within about 1.25 us. This speed 
is conveniently achieved using two power MOSFETs 
and one bipolar transistor connected to form the 
MOS-gated BIMOS switch shown in Fig.6. In this 
circuit, Q2 is a high-power (400 V 50 A} switchinq 
bipolar transistor, Q2 a high-voltage low-current 
HOSFET used to aid turn on of Q2 and Q3 a low-
voltage high-current MOSFET used to turn off Q2 by 
opening its emitter lead. The advantages of this 
.switch are that it can be turned on .;nd off at 
!·10SFET speeds, while its efficiency is high and its 
power handling- capacity can be as great as that of 
a bipolar transistor. The drive circuit is also 
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very sir.tple, since only a conventional MOSFET 
drive is required. 
To minimise skin effect and eddy current 
losses, the inductors L1 and L2 of Fig.2 were 
fo4-med fro~ copper strip wound on a ferrite core. 
The magnetic circuit was gapped to allow the 
inductance to remain at its required unsaturated 
value of 25 uH, when peak current was flowing. 
Polypropylene capacitors were used to keep the 
equivalent series resistance to a minimum. 
4. CONCLUSION 
Both theoretical and experimental evidence 
has established that the novel de/de converter 
described in the paper may be employed when 
4-quactrant operation is necessary. Bipolar 
transi~tors and MOSFETs have been used in an 
effective combination of power devices which 
enables high frequency, high power operation to 
be achieved. With the rapid advance taking place 
in semiconductor technology the limitations on 
the rating of the convertor are continually being 
raised, and very powerful units may be envisaged 
in the relatively near :uture. 
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